Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    GTS 113 Search Results

    SF Impression Pixel

    GTS 113 Price and Stock

    Vishay Intertechnologies P-0402H1132BGTS

    Thin Film Resistors - SMD
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics P-0402H1132BGTS
    • 1 $7.38
    • 10 $4.9
    • 100 $3.53
    • 1000 $3.53
    • 10000 $3.53
    Get Quote

    GTS 113 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    manual gefran 1000

    Abstract: gefran 1000 controller manual gefran 230 gefran 1200 user manual controller gefran 1000 gefran 900 gefran 40 gefran 230 manual gefran 100 manuel gefran 100
    Text: GTS-T 10 / 20; GTS 15 / 25 / 40 / 50 / 60 / 90 / 120A ISO 9001 Edit. 09/02 Italiano • GRUPPI STATICI DI POTENZA CON COMANDO LOGICO - Manuale d’uso 2 English • POWER SOLID STATE RELAYS WITH LOGIC CONTROL - User’s Manual 10 Deutsch • HALBLEITERRELAIS MIT LOGIKSTEUERUNG


    Original
    89/336/CEE 73/23/CEE, manual gefran 1000 gefran 1000 controller manual gefran 230 gefran 1200 user manual controller gefran 1000 gefran 900 gefran 40 gefran 230 manual gefran 100 manuel gefran 100 PDF

    GTS FC-22

    Abstract: passive Infrared-Sensor IC 566 function generator an 503 hall sensor model railway signal project IR Beacon BWF 237 maa 502 BP 109 ir sensor datasheet ofdm modulator ic
    Text: IEEE Standards IEEE Std 802.15.4 -2003 802.15.4 TM IEEE Standard for Information technology— Telecommunications and information exchange between systems— Local and metropolitan area networks— Specific requirements Part 15.4: Wireless Medium Access


    Original
    4TM-2003 SH95127 SS95127 GL-36. GTS FC-22 passive Infrared-Sensor IC 566 function generator an 503 hall sensor model railway signal project IR Beacon BWF 237 maa 502 BP 109 ir sensor datasheet ofdm modulator ic PDF

    802154MWASUG

    Abstract: MCS08QE128 MC1322x 80515 mac programmer NV 15F 13192-SARD 16MHZ 802154MPSRM HC08
    Text: 802.15.4 MAC PHY Software Reference Manual Document Number: 802154MPSRM Rev. 2.4 03/2010 How to Reach Us: Home Page: www.freescale.com E-mail: support@freescale.com USA/Europe or Locations Not Listed: Freescale Semiconductor Technical Information Center, CH370


    Original
    802154MPSRM CH370 Shimo/16 0x04C4B4) 802154MWASUG MCS08QE128 MC1322x 80515 mac programmer NV 15F 13192-SARD 16MHZ 802154MPSRM HC08 PDF

    16 BIT ALU design with verilog/vhdl code

    Abstract: verilog code for barrel shifter verilog code for 4-bit alu with test bench verilog code for ALU implementation verilog code for ALU verilog code for barrel shifter and efficient add 8 BIT ALU design with verilog/vhdl code vhdl code for 8 bit barrel shifter 8 BIT ALU using modelsim want abstract pdf for barrel shifter design from computer archive
    Text: Synopsys XSI Synthesis and Simulation Design Guide Getting Started HDL Coding Hints Understanding High-Density Design Flow Designing FPGAs with HDL Simulating Your Design Accelerate FPGA Macros with One-Hot Approach Synopsys (XSI) Synthesis and Simulation Design Guide — 0401737 01


    Original
    XC2064, XC3090, XC4005, XC5210, XC-DS501, XC4000 XC5200 16 BIT ALU design with verilog/vhdl code verilog code for barrel shifter verilog code for 4-bit alu with test bench verilog code for ALU implementation verilog code for ALU verilog code for barrel shifter and efficient add 8 BIT ALU design with verilog/vhdl code vhdl code for 8 bit barrel shifter 8 BIT ALU using modelsim want abstract pdf for barrel shifter design from computer archive PDF

    16 BIT ALU design with verilog/vhdl code

    Abstract: verilog code for barrel shifter 8 BIT ALU design with verilog/vhdl code 8 BIT ALU using modelsim want abstract 16x4 ram vhdl vhdl code for 16 bit barrel shifter verilog code for jk flip flop spartan 3a ieee floating point alu in vhdl alu project based on verilog
    Text: Synthesis and Simulation Design Guide Getting Started HDL Coding Hints Understanding High-Density Design Flow Designing FPGAs with HDL Simulating Your Design Accelerate FPGA Macros with One-Hot Approach Report Files Synthesis and Simulation Design Guide — 0401738 01


    Original
    XC2064, XC3090, XC4005, XC5210, XC-DS501 XC4000 XC5200 16 BIT ALU design with verilog/vhdl code verilog code for barrel shifter 8 BIT ALU design with verilog/vhdl code 8 BIT ALU using modelsim want abstract 16x4 ram vhdl vhdl code for 16 bit barrel shifter verilog code for jk flip flop spartan 3a ieee floating point alu in vhdl alu project based on verilog PDF

    EUI64

    Abstract: ZMD44102 contrx 300
    Text: 2 ZMD44102 Data Sheet and User Manual Version: 1.1 Release Date: 28 Aug 2006 Copyright 2005, ZMD AG, ZMD44102 Data Sheet and User Manual v.1.1 - August 28, 2006 All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior


    Original
    ZMD44102 ZMD44102 D-01109 EUI64 contrx 300 PDF

    ZWIR4501

    Abstract: swt-34 ZMD44102 dsss bpsk 434 mhz rf beacon ZMD44101
    Text: 2 ZWIR4501 Data Sheet and User Manual Version: 1.3 Release Date: 19. August 2009 Copyright 2009, ZMD AG, ZWIR4501 Data Sheet and User Manual v.1.3 - August 19, 2009 All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior


    Original
    ZWIR4501 ZWIR4501 D-01109 swt-34 ZMD44102 dsss bpsk 434 mhz rf beacon ZMD44101 PDF

    verilog code for barrel shifter

    Abstract: 16 BIT ALU design with verilog/vhdl code verilog code for ALU implementation full vhdl code for alu verilog code for implementation of rom vhdl code for 8 bit barrel shifter vhdl code for multiplexer 16 to 1 using 4 to 1 32 BIT ALU design with verilog/vhdl code verilog code for 32 BIT ALU implementation spartan 3a
    Text: Synopsys Synthesis and Simulation Design Guide Getting Started HDL Coding Hints Understanding High-Density Design Flow Designing FPGAs with HDL Simulating Your Design Accelerate FPGA Macros with One-Hot Approach Synopsys Synthesis and Simulation Design Guide — 2.1i


    Original
    XC2064, XC3090, XC4005, XC5210, XC-DS501 XC4000 XC5200 verilog code for barrel shifter 16 BIT ALU design with verilog/vhdl code verilog code for ALU implementation full vhdl code for alu verilog code for implementation of rom vhdl code for 8 bit barrel shifter vhdl code for multiplexer 16 to 1 using 4 to 1 32 BIT ALU design with verilog/vhdl code verilog code for 32 BIT ALU implementation spartan 3a PDF

    verilog code for barrel shifter

    Abstract: decoder in verilog with waveforms and report 32 BIT ALU design with verilog/vhdl code 16 BIT ALU design with verilog/vhdl code vhdl code for multiplexer 16 to 1 using 4 to 1 fd32ce spartan 3a future scope of barrel shifter verilog code for ALU implementation structural vhdl code for multiplexers
    Text: Synthesis and Simulation Design Guide Getting Started HDL Coding Hints Understanding High-Density Design Flow Designing FPGAs with HDL Simulating Your Design Accelerate FPGA Macros with One-Hot Approach Report Files Synthesis and Simulation Design Guide — 2.1i


    Original
    XC2064, XC3090, XC4005, XC5210, XC-DS501 XC4000 XC5200 verilog code for barrel shifter decoder in verilog with waveforms and report 32 BIT ALU design with verilog/vhdl code 16 BIT ALU design with verilog/vhdl code vhdl code for multiplexer 16 to 1 using 4 to 1 fd32ce spartan 3a future scope of barrel shifter verilog code for ALU implementation structural vhdl code for multiplexers PDF

    SAE AS33671

    Abstract: SAE AS33681 AS23190 AS33681 AS33671 mixer ems 505 MS90387-1 SAE AS23190 POLYOL foam density 94v-0 lcd display
    Text: Cable Ties/Wiring Accessories Catalog—WW-CTCB03 replaces SA-101N275C-WC Table of Contents Cable Ties and Installation Tooling Available Styles PAN-TY Locking Cable Ties, Locking Lashing Ties, Releasable Ties, Releasable Lashing Ties, Clamp Ties, Marker and Flag Ties, Winged Push Mount Ties, Push Mount Ties,


    Original
    Catalog--WW-CTCB03 SA-101N275C-WC) 25-L100 VWS106-C. VWS106-C20. VWS42105-C, VWS4218-C, VWS4238-C, VWS4274-C. WS25-25-C, SAE AS33671 SAE AS33681 AS23190 AS33681 AS33671 mixer ems 505 MS90387-1 SAE AS23190 POLYOL foam density 94v-0 lcd display PDF

    xc95144

    Abstract: XC95144-10PQ100C xc95144-10tq100c XC95144-10TQ100 XC95144-15-TQ XC95144-15PQ100I XC95144-15TQ100C
    Text: XC95144 In-System Programmable CPLD R DS067 v5.5 January 3, 2006 5 Product Specification Features Description • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 111 MHz • • • 144 macrocells with 3,200 usable gates Up to 133 user I/O pins 5V in-system programmable


    Original
    XC95144 DS067 36V18 PQ160 XC95144-10PQ100C xc95144-10tq100c XC95144-10TQ100 XC95144-15-TQ XC95144-15PQ100I XC95144-15TQ100C PDF

    XC95144

    Abstract: XC95144-10PQ100I PQ100 PQ160 TQ100 XC9500 XC95144-10PQ160I XC95144-15TQ100C
    Text: XC95144 In-System Programmable CPLD R DS067 v5.3 February 16, 2004 5 Product Specification Features Description • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 111 MHz • • • 144 macrocells with 3,200 usable gates Up to 133 user I/O pins


    Original
    XC95144 DS067 36V18 PQ160 XC95144-10PQ100I PQ100 TQ100 XC9500 XC95144-10PQ160I XC95144-15TQ100C PDF

    XC95144-15TQ100C

    Abstract: No abstract text available
    Text: XC95144 In-System Programmable CPLD R DS067 v5.4 April 15, 2005 5 Product Specification Features Description • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 111 MHz • • • 144 macrocells with 3,200 usable gates Up to 133 user I/O pins 5V in-system programmable


    Original
    XC95144 DS067 36V18 PQ160 XC95144-15TQ100C PDF

    GEFRAN

    Abstract: gefran 230 gefran 230 manual gefran 40 controller manual gefran controller automatic room power controller using scr gefran 230-si-a-1 transformer 230v to 5v 3VA star delta plc electronic eye automatic alarm
    Text: GTT 25 / 40 / 50 / 60 / 75 / 90 / 120A POWER SOLID STATE RELAYS WITH ANALOG CONTROL Main applications Main features • Plastics extrusion lines and injection moulding machines • Polymerization plant for synthetic fibre production • Rubber moulding machinery


    Original
    2004/108/CE 2006/95/CE UL508 E243386 GEFRAN gefran 230 gefran 230 manual gefran 40 controller manual gefran controller automatic room power controller using scr gefran 230-si-a-1 transformer 230v to 5v 3VA star delta plc electronic eye automatic alarm PDF

    XC95144

    Abstract: XC95144 PQG100 XC95144-15PQ160C XC95144-15TQG100I Plastic Quad Flat Pack PQFP XCN11010 XC95144-15PQ100C XC95144-15TQ100C
    Text: Product Obsolete/Under Obsolescence XC95144 In-System Programmable CPLD R DS067 v6.0 May 17, 2013 5 Product Specification Features Description • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 111 MHz • • • 144 macrocells with 3,200 usable gates


    Original
    XC95144 DS067 36V18 XC95144 PQG100 XC95144-15PQ160C XC95144-15TQG100I Plastic Quad Flat Pack PQFP XCN11010 XC95144-15PQ100C XC95144-15TQ100C PDF

    TQ100

    Abstract: XC9500 XC95144
    Text: XC95144 In-System Programmable CPLD November 21, 1997 Version 3.0 3* Features • • • • • • • • • • • • • • • • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 111 MHz 144 macrocells with 3,200 usable gates Up to 133 user I/O pins


    Original
    XC95144 36V18 PQ100 100-Pin TQ100 PQ160 160-Pin XC95144 XC9500 PDF

    electronic tutorial circuit books

    Abstract: schematic diagram of TV memory writer different vendors of cpld and fpga grid tie inverter schematics H7B FET PICO base station datasheet 16x4 ram vhdl alu project based on verilog cut template DRAWING fet p60
    Text: Title Page Cadence Interface/ Tutorial Guide Introduction Getting Started Design Entry Functional Simulation Design Implementation Timing Simulation Design and Simulation Techniques Manual Translation Tutorial Glossary Program Options Processing Designs with


    Original
    XC2064, XC3090, XC4005, XC5210, XC-DS501, figures/x7762 electronic tutorial circuit books schematic diagram of TV memory writer different vendors of cpld and fpga grid tie inverter schematics H7B FET PICO base station datasheet 16x4 ram vhdl alu project based on verilog cut template DRAWING fet p60 PDF

    XC95144 PQ100

    Abstract: XC95144 XC95144-15TQG100C XC95144-15TQG100I XC95144-10PQ100I PQ100 PQ160 TQ100 XC9500 XC95144-15PQ100
    Text: XC95144 In-System Programmable CPLD R DS067 v5.7 May 28, 2009 5 Product Specification Features Description • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 111 MHz • • • 144 macrocells with 3,200 usable gates Up to 133 user I/O pins 5V in-system programmable


    Original
    XC95144 DS067 36V18 XC95144 PQ100 XC95144-15TQG100C XC95144-15TQG100I XC95144-10PQ100I PQ100 PQ160 TQ100 XC9500 XC95144-15PQ100 PDF

    XC9500

    Abstract: XC95108
    Text: XC95108 In-System Programmable CPLD  October 28, 1997 Version 2.0 3* Product Specification Features Power Management • • • • • Power dissipation can be reduced in the XC95108 by configuring macrocells to standard or low-power modes of operation. Unused macrocells are turned off to minimize


    Original
    XC95108 36V18 PQ100 TQ100 PQ160 84-Pin 100-Pin XC9500 PDF

    gts 113

    Abstract: variable resistor 100k with 3 terminals
    Text: GTS. ^P e LL-M450 Long life, 15/16" diameter composition variable resistor • Developed specifically for electronic video games • Long life — guaranteed 250,000 cycles typical game rotation • Low cost • Exceptionally smooth rotation • CRV — 11/2% maximum after 250,000


    OCR Scan
    LL-M450 5M-2-88I gts 113 variable resistor 100k with 3 terminals PDF

    HA 11719

    Abstract: S028 ST5092 ST5092AD ST5092ADTR ST5092TQFP ST5092TQFPTR TQFP44 tdmz vlt 2800
    Text: S G S -T H O M S O N _ _ RS]D gtS iilL[l TnS®CaiD©© ST5092 2.7V SUPPLY 14-BIT LINEAR CODEC WITH HIGH-PERFORMANCE AUDIO FRONT-END PRO DU CT PREVIEW FEATURES: Complete CODEC and FILTER system including: . 14 BIT LINEAR ANALOG TO DIGITAL AND DIGITAL TO ANALOG CONVERTERS.


    OCR Scan
    ST5092 14-BIT DURING18 07clclli3 ETE37 HA 11719 S028 ST5092 ST5092AD ST5092ADTR ST5092TQFP ST5092TQFPTR TQFP44 tdmz vlt 2800 PDF

    TSD45N50V

    Abstract: TSD40N55V TSD33N50V TSD23N50V TSD30N60V TSD180N10V TSD160N05V TSD14N100V TSD4M450V TSD22N80V
    Text: SELECTION GUIDE - BY PACKAGE ISOTOP 4 3 ? V BR DSS (V) R DS(on) ( m ax Id (A) Type (12) gis m in (S) Ciss m ax (pF) 7000 7000 7000 8100 18.0 400 310 8.0 8.0 5.0 9.0 9.0 30.0 40.0 400 500 15.0 28.0 8100 12000 * 45.0 45.0 500 500 350 28.0 28.0 28.0 12000


    OCR Scan
    STP30N05 BUZ11A STP25N05 BUZ10 STLT29 BUZ71 IRFZ20 BUZ71A STP17N STLT19 TSD45N50V TSD40N55V TSD33N50V TSD23N50V TSD30N60V TSD180N10V TSD160N05V TSD14N100V TSD4M450V TSD22N80V PDF

    Untitled

    Abstract: No abstract text available
    Text: flX IU N X XC95106 In-System Programmable CPLD October 28, 1997 Version 2.0 Product Specification Features Power Management • 7.5 ns pin-to-pin logic delays on all pins • fcNT to ^2.5 MHz • • • 108 macrocells with 2400 usable gates Up to 108 user I/O pins


    OCR Scan
    XC95106 36V18 84-Pin 100-Pin 160-Pin PQ100 TQ100 PQ160 XC95108 PDF

    Untitled

    Abstract: No abstract text available
    Text: flX IU N X XC95216 In-System Programmable CPLD October 28, 1997 Version 2.0 Product Specification Features Power Management • 10 ns pin-to-pin logic delays on all pins • fcNT to 111 MHz • • • 216 macrocells with 4800 usable gates Up to 166 user I/O pins


    OCR Scan
    XC95216 36V18 PQ160 160-Pin HQ208 208-Pin BG352 352-Pin XC95216 PQ160 PDF