GS8170DW36B Search Results

GS8170DW36B

Abstract: CLAMSHELL
Text: HSTL I/O Sync SRAM Board Design Guidelines System designers using high speed Synchronous Static RAM must consider how printed circuit board layout affects signal integrity when designing 100–300 MHz systems. Transmission line effects will affect signals even on short trace runs at these high speeds.