Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    GRP SHEET Search Results

    GRP SHEET Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: 1000EA Family Architectural Description four outputs, which can be configured to be either combinatorial or registered. Inputs to the GLB come from the Global Routing Pool GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that


    Original     		PDF 1000EA 1016EA, 1024EA, 1032EA 1048EA. 0494/1K t20ptxor)

    Untitled

    Abstract: No abstract text available
    Text: F MADE O ING SETT THERMO RIAL MATE ADVANCE GRP System Switched Interlocked socket outlets ADVANCE GRP System > SWITCHED INTERLOCKED SOCKET OUTLETS > REFERENCE STANDARDS EN 60309-1 Plugs, socket outlets and couplers for industrial purposes. Part 1: general requirements.


    Original     		PDF

    AGA NX-19

    Abstract: NX-19 modbus totalflow NX19 Exd11B gas Smart meter ABB gas flow meter down hole ISO-5167 gas chromatograph
    Text: Data Sheet 2101199-AD Measurement and Automation Products XSERIES FLOW COMPUTERS XFC and XSERIES REMOTE CONTROLLERS (XRC) Integrated Packages Battery powered Solar Panel or other DC voltage charging system Communications equipment in enclosure CSA C/US Class I, Div 2, Grp CD,


    Original     		PDF 2101199-AD NX-19 AGA NX-19 modbus totalflow NX19 Exd11B gas Smart meter ABB gas flow meter down hole ISO-5167 gas chromatograph

    2032VE

    Abstract: No abstract text available
    Text: ispLSI 2032VE 3.3V In-System Programmable High Density SuperFAST PLD Functional Block Diagram Global Routing Pool GRP Input Bus • 3.3V LOW VOLTAGE 2032 ARCHITECTURE — Interfaces With Standard 5V TTL Devices • HIGH PERFORMANCE E2CMOS® TECHNOLOGY


    Original     		PDF 2032VE 2032VE-180LT48 2032VE-180LJ44 2032VE-180LB49 48-Pin 44-Pin 49-Ball 2032VE-135LT44 2032VE-135LT48 2032VE

    2032VE

    Abstract: 2032ve110lb
    Text: ispLSI 2032VE 3.3V In-System Programmable High Density SuperFAST PLD Functional Block Diagram Global Routing Pool GRP Input Bus • 3.3V LOW VOLTAGE 2032 ARCHITECTURE — Interfaces With Standard 5V TTL Devices • HIGH PERFORMANCE E2CMOS® TECHNOLOGY


    Original     		PDF 2032VE 2032VE-180LB49 48-Pin 44-Pin 49-Ball 2032VE-135LT44 2032VE-135LT48 2032VE-135LJ44 2032VE 2032ve110lb

    Untitled

    Abstract: No abstract text available
    Text: ispLSI 5384VE In-System Programmable 3.3V SuperWIDE High Density PLD Generic Logic Block Generic Logic Block Input Bus Input Bus Input Bus Input Bus Generic Logic Block Generic Logic Block Input Bus Generic Logic Block Input Bus Global Routing Pool GRP


    Original     		PDF 5384VE 5384VE-100LB272 256-Ball 272-Ball 041A/5384VE 5384VE-125LF256I

    t16 400

    Abstract: 5384VA AF14
    Text: ispLSI 5384V In-System Programmable 3.3V SuperWIDE High Density PLD Generic Logic Block Generic Logic Block Input Bus Input Bus Input Bus Input Bus Generic Logic Block Generic Logic Block Input Bus Generic Logic Block Input Bus Global Routing Pool GRP


    Original     		PDF 384V-125LQ208 208-Pin 384V-125LB208 208-Ball 384V-125LB272 272-Ball 384V-125LB388 388-Ball 384V-100LQ208 t16 400 5384VA AF14

    2032VE

    Abstract: TN48
    Text: ispLSI 2032VE LeadFree Package Options Available! Functional Block Diagram Global Routing Pool GRP Input Bus • 3.3V LOW VOLTAGE 2032 ARCHITECTURE — Interfaces With Standard 5V TTL Devices • HIGH PERFORMANCE E2CMOS® TECHNOLOGY — fmax = 300 MHz Maximum Operating Frequency


    Original     		PDF 2032VE 48-Pin 2032VE-180LTN44 44-Pin 2032VE-180LTN48 2032VE-135LTN44 2032VE-135LTN48 2032VE TN48

    5000VA

    Abstract: 5384VE-100LF256 5384VE BGA 256 PACKAGE power dissipation GLB11 TPD16
    Text: ispLSI 5384VE In-System Programmable 3.3V SuperWIDE High Density PLD Generic Logic Block Generic Logic Block Input Bus Input Bus Input Bus Input Bus Generic Logic Block Generic Logic Block Input Bus Generic Logic Block Input Bus Global Routing Pool GRP


    Original     		PDF 5384VE 5384VE-100LB272 272-Ball 041A/5384VE 5384VE-125LF256I 256-Ball 5384VE-125LB272I 5384VE-100LF256I 5000VA 5384VE-100LF256 5384VE BGA 256 PACKAGE power dissipation GLB11 TPD16

    2032VE

    Abstract: No abstract text available
    Text: ispLSI 2032VE 3.3V In-System Programmable High Density SuperFAST PLD Functional Block Diagram Global Routing Pool GRP Input Bus • 3.3V LOW VOLTAGE 2032 ARCHITECTURE — Interfaces With Standard 5V TTL Devices • HIGH PERFORMANCE E2CMOS® TECHNOLOGY


    Original     		PDF 2032VE 2032VE-180LB49 48-Pin 44-Pin 49-Ball 2032VE-135LT44 2032VE-135LT48 2032VE-135LJ44 2032VE

    B208

    Abstract: B272 WIN95 fuseselectable EL B17
    Text: ispGDX 160V TM In-System Programmable 3.3V Generic Digital Crosspoint TM Features Functional Block Diagram Global Routing Pool GRP R I/O Cells A IN Boundary Scan Control IM — In-System Programmable — JTAG In-System Programming Interface — Only 3.3V Power Supply Required


    Original     		PDF ispGDX160V 208-Pin 208-Ball 272-Ball 0212/ispGDXV ispGDX160V-5Q208 ispGDX160V-5B208 ispGDX160V-5B272 B208 B272 WIN95 fuseselectable EL B17

    2032VE

    Abstract: No abstract text available
    Text: ispLSI 2032VE 3.3V In-System Programmable High Density SuperFAST PLD Functional Block Diagram Global Routing Pool GRP Input Bus • 3.3V LOW VOLTAGE 2032 ARCHITECTURE — Interfaces With Standard 5V TTL Devices • HIGH PERFORMANCE E2CMOS® TECHNOLOGY


    Original     		PDF 2032VE 2032VE-180LB49 48-Pin 44-Pin 49-Ball 2032VE-135LT44 2032VE-135LT48 2032VE-135LJ44 2032VE

    20004a

    Abstract: No abstract text available
    Text: ispLSI 2032VE LeadFree Package Options Available! Functional Block Diagram Global Routing Pool GRP Input Bus • 3.3V LOW VOLTAGE 2032 ARCHITECTURE — Interfaces With Standard 5V TTL Devices • HIGH PERFORMANCE E2CMOS® TECHNOLOGY — fmax = 300 MHz Maximum Operating Frequency


    Original     		PDF 2032VE 041A/2032VE 2032VE-300 2032VE-180LT44I 44-Pin 2-0041B/2032VE 2032VE 2032VE-300LTN44 2032VE-180LTN44 20004a

    5000VA

    Abstract: 5256VA 5384VA 5512VA 67-Ball bga BGA98
    Text: ispLSI 5384VA In-System Programmable 3.3V SuperWIDE High Density PLD Generic Logic Block Generic Logic Block Input Bus Input Bus Input Bus Input Bus Generic Logic Block Generic Logic Block Input Bus Generic Logic Block Input Bus Global Routing Pool GRP


    Original     		PDF 5384VA 5384VA-125LB208 208-Ball 5384VA-125LB272 272-Ball 5384VA-125LB388 388-Ball 5384VA-100LQ208 208-Pin 5384VA-100LB208 5000VA 5256VA 5384VA 5512VA 67-Ball bga BGA98

    5000VA

    Abstract: No abstract text available
    Text: ispLSI 5384VE In-System Programmable 3.3V SuperWIDE High Density PLD Generic Logic Block Generic Logic Block Input Bus Input Bus Input Bus Input Bus Generic Logic Block Generic Logic Block Input Bus Generic Logic Block Input Bus Global Routing Pool GRP


    Original     		PDF 5384VE 5384VE-100LB272 272-Ball 041A/5384VE 5384VE-125LF256I 256-Ball 5384VE-125LB272I 5384VE-100LF256I 5000VA

    Untitled

    Abstract: No abstract text available
    Text: 6000 Family Architectural Description available as dedicated device outputs. These signals are also available as inputs to the GRP to facilitate use by onchip logic. ispLSI 6000 Family Introduction The ispLSI 6192 is a high-density, Cell-Based programmable logic device containing a dedicated Memory


    Original     		PDF 8000-gate 6192SM 208-pin

    Untitled

    Abstract: No abstract text available
    Text: ispLSI 2032VL 2.5V In-System Programmable SuperFAST High Density PLD Functional Block Diagram Global Routing Pool GRP Input Bus Output Routing Pool (ORP) A0 A1 A2 D Q GLB Logic Array A7 A6 D Q D Q A5 D Q A3 Input Bus • SuperFAST HIGH DENSITY IN-SYSTEM


    Original     		PDF 2032VL 2032VE 2032VL-180LT44 2032VL-180LT48 2032VL-180LJ44 2032VL-180LB49 2032VL-135LT44 2032VL-135LT48 2032VL-135LJ44 2032VL-135LB49

    2032VE

    Abstract: 2032VL
    Text: ispLSI 2032VL 2.5V In-System Programmable SuperFAST High Density PLD Functional Block Diagram Global Routing Pool GRP Input Bus Output Routing Pool (ORP) A0 A1 A2 D Q GLB Logic Array A7 A6 D Q D Q A5 D Q A3 Input Bus • SuperFAST HIGH DENSITY IN-SYSTEM


    Original     		PDF 2032VL 2032VE 2032VL-180LT48 2032VL-180LJ44 2032VL-180LB49 48-Pin 44-Pin 49-Ball 2032VL-135LT44 2032VL

    2064ve

    Abstract: IspLSI 2064VE 2064ve100
    Text: ispLSI 2064VE 3.3V In-System Programmable High Density SuperFAST PLD Features Functional Block Diagram • SuperFAST HIGH DENSITY PROGRAMMABLE LOGIC • • Global Routing Pool GRP Input Bus A0 A1 A2 B5 Logic Array B3 B2 D Q GLB B4 D Q B1 D Q D Q Input Bus


    Original     		PDF 2064VE 100-Pin 2064VE-135LB100 100-Ball 2064VE-135LJ44 44-Pin 2064VE-135LT44 2064VE-100LT100 2064ve IspLSI 2064VE 2064ve100

    2032VE

    Abstract: 2032VL
    Text: ispLSI 2032VL 2.5V In-System Programmable SuperFAST High Density PLD Functional Block Diagram Global Routing Pool GRP Input Bus Output Routing Pool (ORP) A0 A1 A2 D Q GLB Logic Array A7 A6 D Q D Q A5 D Q A3 Input Bus • SuperFAST HIGH DENSITY IN-SYSTEM


    Original     		PDF 2032VL 2032VE 2032VL-180LT48 2032VL-180LJ44 2032VL-180LB49 48-Pin 44-Pin 49-Ball 2032VL-135LT44 2032VL

    6192 c1

    Abstract: ispLSI 6192SM grp sheet
    Text: 6000 Family Architectural Description available as dedicated device outputs. These signals are also available as inputs to the GRP to facilitate use by onchip logic. ispLSI 6000 Family Introduction The ispLSI 6192 is a high-density, Cell-Based programmable logic device containing a dedicated Memory


    Original     		PDF 8000-gate 6192SM 6192 c1 ispLSI 6192SM grp sheet

    dual port fifo

    Abstract: No abstract text available
    Text: 6000 Family Architectural Description available as dedicated device outputs. These signals are also available as inputs to the GRP to facilitate use by onchip logic. ispLSI 6000 Family Introduction The ispLSI 6192 is a high-density, Cell-Based programmable logic device containing a dedicated Memory


    Original     		PDF 8000-gate 6192SM dual port fifo

    Untitled

    Abstract: No abstract text available
    Text: ispLSI 2064V 3.3V High Density Programmable Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC • • Global Routing Pool GRP Input Bus A0 A1 A2 B5 Logic Array B3 B2 D Q GLB B4 D Q B1 D Q D Q Input Bus B6 B7 Output Routing Pool (ORP)


    Original     		PDF 064V-80LJ84 84-Pin 064V-80LT100 100-Pin 064V-80LJ44 44-Pin 064V-80LT44 064V-60LJ84

    20041A

    Abstract: 2064VE 2064VL
    Text: ispLSI 2064VL Features Functional Block Diagram • SuperFAST HIGH DENSITY PROGRAMMABLE LOGIC • • • Input Bus Output Routing Pool ORP Input Bus A1 Logic Array B3 B2 D Q GLB B4 D Q B1 D Q D Q Input Bus Global Routing Pool (GRP) A0 A2 B5 Output Routing Pool (ORP)


    Original     		PDF 2064VL 2064VE 2064VL-135LT44 44-Pin 2064VL-100LT100 100-Pin 2064VL-100LB100 100-Ball 2064VL-100LJ44 20041A 2064VL