MS406
Abstract: No abstract text available
Text: TMP91CW11 3.8 8-bit PWM Timers The TMP91CW11 has two built-in 8-bit PWM timers timers 2 and 3 . They have two operating modes. • 8-bit PWM (pulse width modulation: variable duty at fixed interval) output mode • 8-bit interval timer mode Figure 3.8.1, Figure 3.8.2 are block diagram of 8-bit PWM timer (timers 2 and 3).
|
Original
|
PDF
|
TMP91CW11
TMP91CW11
004AH)
fs/214
fs/213
fs/212
91CW11-248
MS406
|
HCS12
Abstract: RT10 SBR10 SBR12
Text: Freescale Semiconductor, Inc. DOCUMENT NUMBER S12SCIV3/D Freescale Semiconductor, Inc. HCS12 Serial Communications Interface SCI Block Guide V03.02 Original Release Date: October 29, 2001 Revised: Jul 03, 2002 8/16 Bit Division, TSPG Motorola, Inc Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or
|
Original
|
PDF
|
S12SCIV3/D
HCS12
RT10
SBR10
SBR12
|
HCS12
Abstract: RT10 RT11 RT12 SBR10 SBR12
Text: DOCUMENT NUMBER S12SCIV2/D HCS12 Serial Communications Interface SCI Block Guide V02.05 Original Release Date: June 4, 1999 Revised: Oct 10, 2001 Motorola, Inc. Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or
|
Original
|
PDF
|
S12SCIV2/D
HCS12
RT10
RT11
RT12
SBR10
SBR12
|
HCS12
Abstract: RT10 RT11 RT12 SBR10 SBR12 SBR12-SBR0
Text: DOCUMENT NUMBER S12SCIV2/D HCS12 Serial Communications Interface SCI Block Guide V02.04 Original Release Date: June 4, 1999 Revised: Oct 10, 2001 Motorola, Inc. Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or
|
Original
|
PDF
|
S12SCIV2/D
HCS12
RT10
RT11
RT12
SBR10
SBR12
SBR12-SBR0
|
S12SCIV5
Abstract: RT8 L HCS12 SBR10 SBR12 in 4751 sciasr1
Text: Freescale Semiconductor, Inc. DOCUMENT NUMBER S12SCIV5/D Freescale Semiconductor, Inc. SCI Block Guide V05.01 Original Release Date: 29 Oct 2001 Revised: 16 Apr 2004 8/16 Bit Division, TSPG Motorola, Inc. Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its
|
Original
|
PDF
|
S12SCIV5/D
S12SCIV5/D
S12SCIV5
RT8 L
HCS12
SBR10
SBR12
in 4751
sciasr1
|
SBR12-SBR0
Abstract: RT10 RT11 RT12 S12SCIV2 SBR10 SBR12
Text: Chapter 1 Serial Communications Interface S12SCIV2 Block Description 1.1 Introduction This block guide provide an overview of serial communication interface (SCI) module. The SCI allows asynchronous serial communications with peripheral devices and other CPUs.
|
Original
|
PDF
|
S12SCIV2)
13-bit
SBR12-SBR0
RT10
RT11
RT12
S12SCIV2
SBR10
SBR12
|
BARRACUDA
Abstract: rt11 S12SCIV2 HCS12 RT10 SBR10 SBR12
Text: Freescale Semiconductor, Inc. DOCUMENT NUMBER S12SCIV2/D Freescale Semiconductor, Inc. HCS12 Serial Communications Interface SCI Block Guide V02.08 Original Release Date: 29 Oct 2001 Revised: 16 Apr 2004 8/16 Bit Division, TSPG Motorola, Inc. Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its
|
Original
|
PDF
|
S12SCIV2/D
HCS12
S12SCIV2/D
BARRACUDA
rt11
S12SCIV2
RT10
SBR10
SBR12
|
verilog code 16 bit LFSR
Abstract: vhdl code 16 bit LFSR verilog code 8 bit LFSR vhdl code 8 bit LFSR simple LFSR verilog hdl code for parity generator 8 shift register by using D flip-flop SRL16 vhdl code Pseudorandom Streams Generator VHDL 32-bit pn sequence generator
Text: Application Note: Virtex Series, Virtex-II Series and Spartan-II family R XAPP220 v1.1 January 11, 2001 LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller Summary Linear Feedback Shift Registers (LFSRs) are commonly used in applications where pseudorandom bit streams are required. LFSRs are the functional building blocks of circuits like the
|
Original
|
PDF
|
XAPP220
XAPP211)
XAPP217)
SRL16
41-stage,
41-stage
SRL16s.
verilog code 16 bit LFSR
vhdl code 16 bit LFSR
verilog code 8 bit LFSR
vhdl code 8 bit LFSR
simple LFSR
verilog hdl code for parity generator
8 shift register by using D flip-flop
SRL16
vhdl code Pseudorandom Streams Generator
VHDL 32-bit pn sequence generator
|
256X9SST
Abstract: FIFO256X9AA AC281 APA075 APA1000 APA150 APA300 APA450 APA600 APA750
Text: Application Note AC281 ProASICPLUS RAM/FIFO Blocks Introduction The memory in the ProASICPLUS family provides great configuration flexibility. Unlike many other programmable logic devices, each ProASICPLUS block is designed and optimized as a two-port memory 1
|
Original
|
PDF
|
AC281
256-word,
256X9SST
FIFO256X9AA
AC281
APA075
APA1000
APA150
APA300
APA450
APA600
APA750
|
assembly language program
Abstract: No abstract text available
Text: 20. UART UART Data Sheet UART vX.Y Copyright 2001-2008. Cypress Semiconductor. All Rights Reserved. PSoC Blocks Resources Digital Analog CT API Memory Bytes Analog SC Flash RAM Pins (per External I/O) CY8C29/27/24/22/21xxx, CY8C23x33, CY7C64215, CYWUSB6953, CY8CLED02/04/08/16, CY8CLED04D01/02/
|
Original
|
PDF
|
CY8C29/27/24/22/21xxx,
CY8C23x33,
CY7C64215,
CYWUSB6953,
CY8CLED02/04/08/16,
CY8CLED04D01/02/
CY8CNP102
CY8C26/25xxx
RS-232
assembly language program
|
DCA07
Abstract: No abstract text available
Text: 20. UART UART Data Sheet UART vX.Y Copyright 2001-2008. Cypress Semiconductor. All Rights Reserved. PSoC Blocks Resources Digital Analog CT API Memory Bytes Analog SC Flash RAM Pins (per External I/O) CY8C29/27/24/22/21xxx, CY8C23x33, CY7C64215, CYWUSB6953, CY8CLED02/04/08/16
|
Original
|
PDF
|
CY8C29/27/24/22/21xxx,
CY8C23x33,
CY7C64215,
CYWUSB6953,
CY8CLED02/04/08/16
CY8C26/25xxx
DCA07
|
design of UART by using verilog
Abstract: verilog code for UART baud rate generator verilog code for uart verilog code for serial transmitter QAN20 QL2007-2PL84C uart verilog code UART DESIGN uart verilog MODEL verilog hdl code for uart
Text: QAN20 Digital UART Design in HDL Thomas Oelsner: QuickLogic Europe Defining the UART The use of hardware description languages HDLs is becoming increasingly common for designing and verifying FPGA designs. Behavior level description not only increases design productivity, but also
|
Original
|
PDF
|
QAN20
QL12x16B-2PL68C
QL2007-2PL84C
design of UART by using verilog
verilog code for UART baud rate generator
verilog code for uart
verilog code for serial transmitter
QAN20
QL2007-2PL84C
uart verilog code
UART DESIGN
uart verilog MODEL
verilog hdl code for uart
|
Untitled
Abstract: No abstract text available
Text: 20. UART UART UART v5.1 Copyright 2001-2004. Cypress MicroSystems, Inc. All Rights Reserved. CY8C29/27/24/22xxx and CY8C26/25xxx Data Sheet PSoC Blocks Resources Digital Analog CT Analog SC API Memory Bytes Flash RAM Pins (per External I/O) CY8C29/27/24/22xxx
|
Original
|
PDF
|
CY8C29/27/24/22xxx
CY8C26/25xxx
RS-232
|
vhdl code for 8-bit calculator
Abstract: vhdl ODD parity generator XC4013XL PIN BG256 vhdl code for 8 bit ODD parity generator XC4000XL vhdl code for 4 bit even parity generator
Text: UTOPIA Master CC140f March 23, 1998 Product Specification C ooreEl AllianceCORE Facts MicroSystems CoreEl Microsystems 4046 Clipper Court Fremont, CA -94538 USA. Phone: +1 510-770-2277 Fax: +1 510-770-2288 Email: sales@coreel.com URL: www.coreel.com Features
|
Original
|
PDF
|
CC140f)
vhdl code for 8-bit calculator
vhdl ODD parity generator
XC4013XL PIN BG256
vhdl code for 8 bit ODD parity generator
XC4000XL
vhdl code for 4 bit even parity generator
|
|
AGX52006-1
Abstract: AGX52007-1
Text: Section III. Memory This section provides information on the TriMatrix embedded memory blocks internal to Arria™ GX devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation
|
Original
|
PDF
|
|
ddr2 ram
Abstract: simple block diagram for digital clock AGX52006-1 AGX52007-1
Text: Section III. Memory This section provides information on the TriMatrix embedded memory blocks internal to Arria™ GX devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation
|
Original
|
PDF
|
|
At90scr
Abstract: Inside Secure iso7816 PPS cwi 1011
Text: TPR0414C Technical Datasheet Preliminary AT90SCR050 2 TPR0414C – VIC – 27Jan11 AT90SCR050 Table of Contents General 1 Block Diagram .9
|
Original
|
PDF
|
TPR0414C
AT90SCR050
27Jan11
8/16-bit
At90scr
Inside Secure
iso7816 PPS
cwi 1011
|
CQ 419
Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
Text: Section II. Memory This section provides information on the TriMatrix embedded memory blocks internal to Stratix II devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation
|
Original
|
PDF
|
|
CQ 419
Abstract: CYPRESS CROSS REFERENCE dual port sram EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
Text: Section III. Memory This section provides information on the TriMatrix embedded memory blocks internal to Stratix II GX devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation
|
Original
|
PDF
|
|
CQ 419
Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
Text: Section II. Memory This section provides information on the TriMatrix embedded memory blocks internal to Stratix II devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation
|
Original
|
PDF
|
|
CQ 419
Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
Text: Section III. Memory This section provides information on the TriMatrix embedded memory blocks internal to Stratix II GX devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation
|
Original
|
PDF
|
|
National Semiconductor PC16550D UART
Abstract: PC16550D 16550 uart national
Text: Universal Asynchronous Receiver/Transmitter UART Data Sheet •••••• Proven System Block (PSB) for QuickLogic Customer Specific Standard Products (CSSPs) Device Highlights UART Architecture • Transmitter and receiver with independent 256-byte FIFOs to reduce the number of
|
Original
|
PDF
|
256-byte
National Semiconductor PC16550D UART
PC16550D
16550 uart national
|
CBU34
Abstract: SRR38 bar code reader CBU44 S-R flip flop clock MUX22 CBU42 Umux
Text: Bar Code Reader of-seven code using two bars and two spaces to describe 20 unique patterns. These 20 patterns encode the ten numbers with both odd and even parity. The patterns are shown in Figure 2. Introduction The Universal Product Code was first implemented by
|
Original
|
PDF
|
12-digit
CBU34
SRR38
bar code reader
CBU44
S-R flip flop clock
MUX22
CBU42
Umux
|
MC66HC
Abstract: No abstract text available
Text: General Release Specification — MC68HC 9 08EB8 Section 16. Serial Communications Interface Module (SCI) 16.1 Contents 16.2 Introduction. .192 16.3 Features. 192
|
OCR Scan
|
PDF
|
MC68HC
08EB8
08EB8
MC66HC
|