Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    FUNCTION OF 74LS138 Search Results

    FUNCTION OF 74LS138 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TCTH022AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=10μA / IDD=11.3μA / Push-pull type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TCTH022BE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=10μA / IDD=11.3μA / Open-drain type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TCTH012BE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=1μA / IDD=1.8μA / Open-drain type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TCTH012AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=1μA / IDD=1.8μA / Push-pull type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TPD4164F Toshiba Electronic Devices & Storage Corporation Intelligent power device / VBB=600V / Iout=2A/ Surface mount type / HSSOP31 Visit Toshiba Electronic Devices & Storage Corporation

    FUNCTION OF 74LS138 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74LS138

    Abstract: 74LS138 3 to 8 decoder Pin 74LS138 pin diagram ls138 74LS138 3 to 8 decoder notes pin for 74LS138 TTL 74ls138 Truth table of 1 to 16 demultiplexer of 74LS138 3 to 8 decoder 74ls138 truth table
    Text: SN54/74LS138 1-OF-8 DECODER/ DEMULTIPLEXER The LSTTL / MSI SN54 / 74LS138 is a high speed 1-of-8 Decoder / Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32


    Original
    PDF SN54/74LS138 74LS138 1-of-24 LS138 1-of-32 LS138s 74LS138 3 to 8 decoder Pin 74LS138 pin diagram 74LS138 3 to 8 decoder notes pin for 74LS138 TTL 74ls138 Truth table of 1 to 16 demultiplexer of 74LS138 3 to 8 decoder 74ls138 truth table

    74LS138 3 to 8 decoder notes

    Abstract: 74LS138 DATASHEET motorola 74ls138 TTL 74ls138 FUNCTIONAL APPLICATION OF 74LS138 74LS138 data sheet 74LS138 1 to 8 decoder notes 74LS138 application note 74ls138 LS138 Motorola
    Text: SN54/74LS138 1-OF-8 DECODER/ DEMULTIPLEXER The LSTTL / MSI SN54 / 74LS138 is a high speed 1-of-8 Decoder / Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32


    Original
    PDF SN54/74LS138 74LS138 1-of-24 LS138 1-of-32 LS138s 74LS138 3 to 8 decoder notes 74LS138 DATASHEET motorola 74ls138 TTL 74ls138 FUNCTIONAL APPLICATION OF 74LS138 74LS138 data sheet 74LS138 1 to 8 decoder notes 74LS138 application note LS138 Motorola

    8051 interfacing with eeprom

    Abstract: AN17 u3 74ls138 AN178 interfacing 8051 with eeprom 1994 datasheet MICROCONTROLLER 8031 X84041 101H 74LS138 80C31
    Text: Application Note AN17 Interfacing the X84041 to 8051 Microcontrollers by Applications Staff, October 1994 2 The X84041 MPS E is an attractive alternative to the 'add-on' parallel or serial nonvolatile memories that have traditionally been used in microcontroller-based


    Original
    PDF X84041 AN17-7 AN17-8 8051 interfacing with eeprom AN17 u3 74ls138 AN178 interfacing 8051 with eeprom 1994 datasheet MICROCONTROLLER 8031 101H 74LS138 80C31

    ic 74ls138 pdf datasheet

    Abstract: AN1140 IC 74ls138 AN-1140 8051 interfacing to EEProm movx 101H 74LS138 80C31 X84041
    Text: Interfacing the X84641, X84129 MPS E2PROM to 8051 Microcontrollers Application Note The MPS E2PROM is an attractive alternative to the 'add-on' parallel or serial nonvolatile memories that have traditionally been used in microcontroller-based systems. It features


    Original
    PDF X84641, X84129 X84129 AN1140 ic 74ls138 pdf datasheet IC 74ls138 AN-1140 8051 interfacing to EEProm movx 101H 74LS138 80C31 X84041

    g24064

    Abstract: 8051 T6963C T6963C 8051 flowchart of LCD interface with 8051 LG240641 TH1000 1000H 74LS373 LG240641-SFLYH6V T6963C
    Text: LCD Module Specification Model: LG240641-SFLYH6V Table of Contents ● ● ● ● ● ● ● ● ● ● ● ● COVER & CONTENTS •······················ 1 BASIC SPECIFICATIONS ····················· 2 ABSOLUTE MAXIMUM RATINGS ················· 3


    Original
    PDF LG240641-SFLYH6V g24064 8051 T6963C T6963C 8051 flowchart of LCD interface with 8051 LG240641 TH1000 1000H 74LS373 LG240641-SFLYH6V T6963C

    LM24012A

    Abstract: 8051 T6963C T6963C 8051 T6A39FG lm24012 T6A39 8x8 font flowchart of 8051 with lcd LM240128AFG T6963C
    Text:  SPECIFICATION Model: LM240128AFG   LM240128AFG 1. BASIC SPECIFICATIONS 1.1 Display Specifications LCD Mode : STN/Blue/Transmissive Driving Duty : 1/128 Duty Viewing Direction : 6:00 Backlight : CCFL 1.2 Mechanical Specifications Outline Dimension : 154.0 W X 104.0(H) X 15.5(T)


    Original
    PDF LM240128AFG T6A40 T6963C T6A39 LM24012A 8051 T6963C T6963C 8051 T6A39FG lm24012 T6A39 8x8 font flowchart of 8051 with lcd LM240128AFG T6963C

    SN74ALS123

    Abstract: SN7401 74LS424 54175 SN74298 SN74265 SN74LS630 SN74LS69 National Semiconductor Linear Data Book Transistor AF 138
    Text: INDEX • FUNCTIONAL SELECTION GUIDE • NUMERICAL FUNCTION INTERCHANGEABILITY GUIDE GENERAL INFORMATION AND EXPLANATION OF NEW LOGIC SYMBOLS ORDERING INSTRUCTIONS AND MECHANICAL DATA 54/74 SERIES OF COMPATIBLE TTL CIRCUITS • PIN OUT DIAGRAMS 54/74 FAMILY SSI CIRCUITS


    OCR Scan
    PDF MIL-M-38510 SN74ALS123 SN7401 74LS424 54175 SN74298 SN74265 SN74LS630 SN74LS69 National Semiconductor Linear Data Book Transistor AF 138

    l381

    Abstract: and gate 74LS138 74ls138 function 74LS138 pin for 74LS138 74LS138 pin diagram SP74SC138F SP74SC138N pin diagram demultiplexer 74LS138
    Text: y SP74SC138 DECODER/DEMULTIPLEXER PIN CONFIGURATION A FEATURES B • Designed for high performance memory decoders in microprocessor systems ■ 3 to 8 line decoders include 3 enable inputs ■ Pin com patible with 74LS138 ■ SPI CMOS technology ■ Full TTL interface capability


    OCR Scan
    PDF SP74SC138 74LS138 SP74SC138 74LS138. 400//A l381 and gate 74LS138 74ls138 function 74LS138 pin for 74LS138 74LS138 pin diagram SP74SC138F SP74SC138N pin diagram demultiplexer 74LS138

    pin diagram of ic 74ls138

    Abstract: 74LS138 pin configuration ic 74ls138 74LS138 pin diagram 74ls138 function 74LS138 LOGIC OF 74LS138 74LS138 3 to 8 decoder Pin pin for 74LS138 74ls138 3-8
    Text: 74LS138, S138 Signetics Decoders/Demultiplexers 1-Of-8 Decoder/Demultiplexer Product Specification Logic Products FEATURES • Multiple input enable for easy expansion • Ideal for memory chip select decoding • Direct replacement for Intel 3205 74LS138


    OCR Scan
    PDF 74LS138, 74LS138 74S138 N74S13BN, N74LS138N N74LS138D, N74S138D 1N916, 1N3064, 500ns pin diagram of ic 74ls138 74LS138 pin configuration ic 74ls138 74LS138 pin diagram 74ls138 function LOGIC OF 74LS138 74LS138 3 to 8 decoder Pin pin for 74LS138 74ls138 3-8

    LOGIC OF 74LS138

    Abstract: 74LS138 3 to 8 decoder notes 74LS138 pin configuration 74LS138 pin for 74LS138 74LS138 3 to 8 decoder Pin 74LS138 3 to pin configuration
    Text: Signetics 74LS138, S138 Decoders/Demultiplexers 1-Of-8 Decoder/Demultiplexer Product Specification Logic Products FEATURES • Multiple input enable for easy expansion • Ideal for memory chip select decoding • Direct replacement for Intel 3205 TYPICAL PROPAGATION


    OCR Scan
    PDF 74LS138, 74LS138 74S138 N74S138N, N74LS138N N74LS138D, N74S138D 1N916, 1N3064, 500ns LOGIC OF 74LS138 74LS138 3 to 8 decoder notes 74LS138 pin configuration pin for 74LS138 74LS138 3 to 8 decoder Pin 74LS138 3 to pin configuration

    and gate 74LS138

    Abstract: SP74HCT138N TTL 74ls138 74LS138 LOGIC OF 74LS138 pin for 74LS138 74LS138 pin configuration SP74HCT138 SP74HCT138J 74LS138 pin
    Text: SPI •jri- SP74HCT138 DECODER/DEMULTIPLEXER PIN CONFIGURATION A FEATURES B ■ Designed for high performance memory decoders in microprocessor systems ■ 3 to 8 line decoders include 3 enable inputs ■ Pin com patible with 74LS138 ■ SPI CM OS technology


    OCR Scan
    PDF SP74HCT138 74LS138 SP74HCT138 74LS138. 20/iA and gate 74LS138 SP74HCT138N TTL 74ls138 74LS138 LOGIC OF 74LS138 pin for 74LS138 74LS138 pin configuration SP74HCT138J 74LS138 pin

    LOGIC OF 74LS138

    Abstract: pin for 74LS138 74LS138 3 to 8 decoder notes 74LS138 74LS138 pins 74l5138 of 74LS138 3 to 8 decoder 74ls138 function TTL 74ls138 74LS138 3 to 8 decoder Pin
    Text: 74LS138, S138 Signetics Decoders/Dem ultiplexers 1-Of-8 D e co d e r/D e m u ltip le xe r Product Specification L o g ic P rod ucts FEATURES • Demultiplexing capability • Multiple input enable for easy expansion • Ideal for memory chip select decoding


    OCR Scan
    PDF 74LS138, 1-of-32 1N916, 1N3064, 500ns LOGIC OF 74LS138 pin for 74LS138 74LS138 3 to 8 decoder notes 74LS138 74LS138 pins 74l5138 of 74LS138 3 to 8 decoder 74ls138 function TTL 74ls138 74LS138 3 to 8 decoder Pin

    Untitled

    Abstract: No abstract text available
    Text: Am25LS138Am54LS/74LS138 3-Line To 8-Line Decoder/Demultiplexer D IS T IN C T IV E C H A R A C T E R IS T IC S L O G IC D IA G R A M • Inverting and non-inverting enable inputs • A m 2 5 L S devices offer the following improvements over Am 54/74LS


    OCR Scan
    PDF Am25LS138 Am54LS/74LS138 54/74LS Am25LS/54 LS/74LS138

    74LS138PC

    Abstract: No abstract text available
    Text: 138 CONNECTION DIAGRAM PINOUT A & 54S/74S138 54LS/74LS138 bi f rC 1-0F-8 DECODER/DEMULTIPLEXER D E S C R IP TIO N — The '138 is a high speed 1-of-8 decoder/dem ultiplexer. This device is ideally suited for high speed bipolar memory chip select ad­ dress decoding. The m ultiple input enables allow parallel expansion to a


    OCR Scan
    PDF 54S/74S138 54LS/74LS138 1-Of-24 1-of-32 74LS138PC

    Untitled

    Abstract: No abstract text available
    Text: GD54/74LS138 3-TO-8-LINE DECODERS/DEMULTIPLEXERS Feature Pin Configuration • • • Designed Specifically for High Speed Memory Decoders and Data Transmission Systems Incorporate 3 Enable Inputs to Simplify Cascading AND/OR Data Reception Schottky Clamped for High Performance


    OCR Scan
    PDF GD54/74LS138

    block diagram of 74LS138 3 to 8 decoder

    Abstract: block diagram of 74LS138 1 line to 16 line TTL 74ls138 74LS138 74LS138 3 to 8 74LS138 application note 74LS138 pin configuration 74LS138 3 to 8 decoder Pin of 74LS138 3 to 8 decoder 74ls138 3-8
    Text: GD54/74LS138 3-TO-8-LINE DECODERS/DEMULTIPLEXERS Feature • Pin Configuration • D esigned Specifically for High S p e e d M em ory D ec o d e rs and Data Transm ission System s Incorporate 3 Enable Inputs to Simplify Cascading • A N D /O R Data R eception


    OCR Scan
    PDF GD54/74LS138 block diagram of 74LS138 3 to 8 decoder block diagram of 74LS138 1 line to 16 line TTL 74ls138 74LS138 74LS138 3 to 8 74LS138 application note 74LS138 pin configuration 74LS138 3 to 8 decoder Pin of 74LS138 3 to 8 decoder 74ls138 3-8

    74ls138 truth table

    Abstract: 74LS138 74 LS 138 DECODER connection for 74LS138 74LS138 3 to 8 decoder Pin demultiplexer 3 to 8 truth table 74ls138 demultiplexer LS138 LOGIC OF 74LS138 of 74LS138 3 to 8 decoder
    Text: g MOTOROLA SN54/74LS138 1-0F-8 DECODER/ DEMULTIPLEXER The LSTTL/MSI SN54/74LS138 is a high speed 1-of-8 Decoder/ Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel ex­


    OCR Scan
    PDF SN54/74LS138 1-of-24 LS138 1-of-32 LS138s SN54/74LS138 74ls138 truth table 74LS138 74 LS 138 DECODER connection for 74LS138 74LS138 3 to 8 decoder Pin demultiplexer 3 to 8 truth table 74ls138 demultiplexer LOGIC OF 74LS138 of 74LS138 3 to 8 decoder

    ic 74 138 DECODER

    Abstract: 74LS138P 74LS138PC
    Text: NATIONAL SEHICOND -CLOGIO 02E » | bS01122 0Db^ ^ J j D^ D IA G R A M P IN O U T A T- 66-21-55 54S/74S138 54LS/74LS138 Ao T l i l Vcc 1-OF-8 DECO DER/DEM ULTIPLEXER Al [ 7 H JO o A2 [ 7 Ei [T 13]S2 rad jJJ03 T7|04 33 os E3[6 ö?|T T ]0 6 g n d (7 D E S C R I P T IO N — T he ’ 138 is a high speed 1-of-8 decoder/dem ultiplexer.


    OCR Scan
    PDF bS01122 54S/74S138 54LS/74LS138 1-6f-24 1-of-32 54/74S 54/74LS ic 74 138 DECODER 74LS138P 74LS138PC

    LS139

    Abstract: LS138 LS138-LS139 74LS139 DM74LS139N
    Text: LS138-LS139 National Semiconductor 54 LS138/DM 54LS138/DM 74LS138, 54 LS139/DM 54LS139/DM 74LS139 Decoders/Demultiplexers General Description These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing appli­


    OCR Scan
    PDF LS138-LS139 LS138/DM 54LS138/DM 74LS138, LS139/DM 54LS139/DM 74LS139 LS138 LS139 LS138-LS139 DM74LS139N

    CI 74LS138

    Abstract: 74LS138 pin configuration TTL 74ls138 74ls138 function 74 LS 138 DECODER intel 3205 74ls138 74l5138 of 74LS138 3 to 8 decoder 74LS138 ttl
    Text: Signelics 74LS138, S138 Decoders/Demultiplexers 1 -O f - 8 D e c o d e r /D e m u ltip le x e r Product Specification L o g ic P ro d u c ts FEATURES • Demultiplexing capability • Multiple input enable fo r easy expansion TYPE 74LS138 74S138 • Ideal fo r m em ory chip select


    OCR Scan
    PDF -of-32 1N916, 1N3064, 500ns CI 74LS138 74LS138 pin configuration TTL 74ls138 74ls138 function 74 LS 138 DECODER intel 3205 74ls138 74l5138 of 74LS138 3 to 8 decoder 74LS138 ttl

    74191, 74192, 74193 circuit diagram

    Abstract: IC 7402, 7404, 7408, 7432, 7400 Truth Table 74161 counter schematic diagram 74161 7408, 7404, 7486, 7432 74244 uses and functions counter 74168 74191, 74192, 74193 truth table of ic 7495 A schematic diagram for the IC of 7411
    Text: P L S -W S /H P MAX+PLUS II Programmable Logic Software for HP/Apollo Workstations Data Sheet September 1991, ver. 3 Features □ □ LI LI □ □ □ □ General Description Software support for Classic, M A X 5000, M A X 7000, and ST G E P L D s Runs on H ew lett Packard /A p o llo Series 3000, 3500, 4000, 4500, and


    OCR Scan
    PDF HP400 QIC-24, 60-Mbytetape 74191, 74192, 74193 circuit diagram IC 7402, 7404, 7408, 7432, 7400 Truth Table 74161 counter schematic diagram 74161 7408, 7404, 7486, 7432 74244 uses and functions counter 74168 74191, 74192, 74193 truth table of ic 7495 A schematic diagram for the IC of 7411

    sn 74373

    Abstract: SN 74114 logic diagram of ic 74112 IC 7486 xor IC 7402, 7404, 7408, 7432, 7400 7486 xor IC sn 74377 IC TTL 7486 xor IC TTL 7495 diagram and truth table IC 74374
    Text: PLS-WS/SN MAX+PLUS II Programmable Logic Software for Sun Workstations Data Sheet September 1991, ver. 1 Features J J □ □ □ J □ IJ Softw are supp ort for Classic, M A X 5000, M A X 7000, and S T G EPLD s Runs on Sun S P A R C s ta tio n s with S u n O S version 4.1.1 or h igher


    OCR Scan
    PDF

    G872a-15-4

    Abstract: CI 74LS138 1N1290 ad7537 G872A 74LS138 AD712 AD7547 AD7549 AN-209
    Text: ANALOG ► DEVICES AN-209 APPLICATION NOTE ONE TECHNOLOGY WAY • P.O. BOX 9106 • NORWOOD, MASSACHUSETTS 02062-9106 • 617/329-4700 8th Order Programmable Low Pass Analog Filter Using Dual 12-Bit DACs by BUI Slattery INTRODUCTION This application note describes the design of a low pass


    OCR Scan
    PDF AN-209 12-Bit 100Hz 50kHz. 48dB/octave. MARKER40 000Hz 300Hz 15kHz G872a-15-4 CI 74LS138 1N1290 ad7537 G872A 74LS138 AD712 AD7547 AD7549

    isa bus interfacing with microprocessor 8088

    Abstract: 8085 timing diagram for interrupt 8080a intel microprocessor pin diagram 8085 schematic with hardware reset 80586 u1j marking code quart intel 8080A instruction set i8231 8085 intel microprocessor block diagram
    Text: XR82C684 j C CMOS Quad Channel UART QUART 'E X A R September 1999-2 FEATURES • Four Full-Duplex, Independent Channels • Two Multi-function 16-bit Counter/Timers • Asynchronous Receiver and Transmitter • • Quadruple-Buffered Receivers and Transmitters


    OCR Scan
    PDF XR82C684 16-bit 34E2blfi XR82C684 34E2blà D01413S isa bus interfacing with microprocessor 8088 8085 timing diagram for interrupt 8080a intel microprocessor pin diagram 8085 schematic with hardware reset 80586 u1j marking code quart intel 8080A instruction set i8231 8085 intel microprocessor block diagram