Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    FTBGA THERMAL RESISTANCE Search Results

    FTBGA THERMAL RESISTANCE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TCTH011AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=1μA / IDD=1.8μA / Push-pull type Visit Toshiba Electronic Devices & Storage Corporation
    TCTH022AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=10μA / IDD=11.3μA / Push-pull type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TCTH021AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=10μA / IDD=11.3μA / Push-pull type Visit Toshiba Electronic Devices & Storage Corporation
    TCTH012BE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=1μA / IDD=1.8μA / Open-drain type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TCTH012AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=1μA / IDD=1.8μA / Push-pull type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation

    FTBGA THERMAL RESISTANCE Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    LFXP2-8E

    Abstract: LFXP2-40E LFXP2-5E LFXP20C theta jc FCBGA LFXP2-17E LFE3-17 Theta JB LFXP15C LFXP2-8E 132
    Text: Thermal Management July 2009 Introduction Thermal management is recommended as part of any sound CPLD and FPGA design methodology. To properly assess the thermal characteristics of the system, Lattice Semiconductor specifies a maximum allowable junction temperature in all device data sheets. The system designer should always complete a thermal analysis of their specific design to ensure that the device and package does not exceed the junction temperature requirements.


    Original     		64-ball 144-ball LFXP2-8E LFXP2-40E LFXP2-5E LFXP20C theta jc FCBGA LFXP2-17E LFE3-17 Theta JB LFXP15C LFXP2-8E 132 PDF

    Untitled

    Abstract: No abstract text available
    Text: MachXO Family Data Sheet DS1002 Version 03.0, June 2013 MachXO Family Data Sheet Introduction June 2013 Data Sheet DS1002  Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces:  LVCMOS 3.3/2.5/1.8/1.5/1.2  LVTTL


    Original     		DS1002 DS1002 256-pin MachXO1200 MachXO2280 PDF

    LCMXO256C-3MN100C

    Abstract: LCMXO2280C-3FTN256I lcmxo1200c-3bn256c FTBGA LCMXO2280E-4M132I CABGA FTBGA 256 lattice machxo lcmxo1200c-3tn144c LCMXO1200C-4TN144C LCMXO640
    Text: MachXO Family Data Sheet DS1002 Version 02.8, June 2009 MachXO Family Data Sheet Introduction June 2009 Data Sheet DS1002 • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2 − LVTTL


    Original     		DS1002 DS1002 256-pin LCMXO256C-3MN100C LCMXO2280C-3FTN256I lcmxo1200c-3bn256c FTBGA LCMXO2280E-4M132I CABGA FTBGA 256 lattice machxo lcmxo1200c-3tn144c LCMXO1200C-4TN144C LCMXO640 PDF

    LCMXO2280

    Abstract: LCMXO2280C-3FTN324C LCMXO640C-3FT256C FTBGA LCMXO2280C-3FTN256I LCMXO2280C-4FTN324C LCMXO640C-3T100C LCMXO1200 LCMXO256 LCMXO640
    Text: MachXO Family Data Sheet DS1002 Version 02.9, July 2010 MachXO Family Data Sheet Introduction June 2009 Data Sheet DS1002  Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces:  LVCMOS 3.3/2.5/1.8/1.5/1.2  LVTTL


    Original     		DS1002 DS1002 100ns) 256-pin LCMXO2280 LCMXO2280C-3FTN324C LCMXO640C-3FT256C FTBGA LCMXO2280C-3FTN256I LCMXO2280C-4FTN324C LCMXO640C-3T100C LCMXO1200 LCMXO256 LCMXO640 PDF

    Untitled

    Abstract: No abstract text available
    Text: MachXO Family Data Sheet DS1002 Version 02.7, November 2007 MachXO Family Data Sheet Introduction August 2006 Data Sheet DS1002 • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2


    Original     		DS1002 DS1002 400ns) 100ns) PDF

    Untitled

    Abstract: No abstract text available
    Text: MachXO Family Data Sheet DS1002 Version 02.8, June 2009 MachXO Family Data Sheet Introduction June 2009 Data Sheet DS1002 • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2 − LVTTL


    Original     		DS1002 DS1002 256-pin PDF

    LCMXO2280C-4T100I

    Abstract: No abstract text available
    Text: MachXO Family Data Sheet DS1002 Version 02.7, November 2007 MachXO Family Data Sheet Introduction August 2006 Data Sheet DS1002 • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2


    Original     		DS1002 DS1002 400ns) 100ns) LCMXO2280C-4T100I PDF

    Untitled

    Abstract: No abstract text available
    Text: MachXO Family Data Sheet DS1002 Version 03.0, June 2013 MachXO Family Data Sheet Introduction November 2012 Data Sheet DS1002  Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces:  LVCMOS 3.3/2.5/1.8/1.5/1.2


    Original     		DS1002 DS1002 256-pin MachXO1200 MachXO2280 PDF

    LCMXO640C-3FT256C

    Abstract: LCMXO2280C-3FTN324C LCMXO640C-3TN100C LCMXO1200C-3TN100C LCMXO1200C-3FTN256I LCMXO640C-4TN144I LCMXO640C-3T100C LCMXO2280C-4FTN324C LCMXO640C-3T144I lattice machxo lcmxo1200c
    Text: MachXO Family Data Sheet DS1002 Version 02.7, November 2007 MachXO Family Data Sheet Introduction August 2006 Data Sheet DS1002 • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2


    Original     		DS1002 DS1002 400ns) 100ns) LCMXO640C-3FT256C LCMXO2280C-3FTN324C LCMXO640C-3TN100C LCMXO1200C-3TN100C LCMXO1200C-3FTN256I LCMXO640C-4TN144I LCMXO640C-3T100C LCMXO2280C-4FTN324C LCMXO640C-3T144I lattice machxo lcmxo1200c PDF

    LC4128C-75TN128

    Abstract: LC4064V-75TN10 LC4256V-10TN176 LC4064V-75TN 4064V LC4256B-75FT256AC 5T48 LC4256V-75FT256B LC4064V-25TN LC4256C-5F256B
    Text: ispMACH 4000V/B/C/Z Family 3.3V/2.5V/1.8V In-System Programmable SuperFAST TM High Density PLDs May 2009 Data Sheet DS1020  Broad Device Offering Features • Multiple temperature range support – Commercial: 0 to 90°C junction Tj – Industrial: -40 to 105°C junction (Tj)


    Original     		000V/B/C/Z DS1020 400MHz AEC-Q100 000V/Z Individua4256V-3FTN256BC 842-LC4256V5FT256AC LC4256V-5FT256AC 842-LC4256V5FT256AI LC4256V-5FT256AI LC4128C-75TN128 LC4064V-75TN10 LC4256V-10TN176 LC4064V-75TN 4064V LC4256B-75FT256AC 5T48 LC4256V-75FT256B LC4064V-25TN LC4256C-5F256B PDF

    lc4512v-75ft256i

    Abstract: LC4256V-3FTN256AC LC4256V-75FT256AC LC4512C-5FT256C FTBGA 256 TQFP 132 PACKAGE LC4256V-75FTN256BC Lattice ispmach LC4064V K3541 LC4064V-25TN44C
    Text: ispMACH 4000V/B/C/Z Family 3.3V/2.5V/1.8V In-System Programmable SuperFAST TM High Density PLDs Coolest Power November 2007 C Features Data Sheet DS1020 TM • Broad Device Offering • Multiple temperature range support – Commercial: 0 to 90°C junction Tj


    Original     		000V/B/C/Z DS1020 AEC-Q100 000V/Z 400MHz 4000Z nonAEC-Q100 256-ftBGA 4A-07. lc4512v-75ft256i LC4256V-3FTN256AC LC4256V-75FT256AC LC4512C-5FT256C FTBGA 256 TQFP 132 PACKAGE LC4256V-75FTN256BC Lattice ispmach LC4064V K3541 LC4064V-25TN44C PDF

    FTN256

    Abstract: LFXP2-30E-5FTN256I LFXP2-8E-6FTN256C LFXP2-17E-5FTN256I LFXP2-8E-5FTN256C FTBGA 256 LFXP2-17E-6FT256I8W LFXP2-17E-7FTN256C LFXP2-5E-6TN144C LFXP2-5E-7FTN256C
    Text: LatticeXP2 Family Data Sheet DS1009 Version 01.4, April 2008 LatticeXP2 Family Data Sheet Introduction February 2008 Preliminary Data Sheet DS1009 • Flexible I/O Buffer Features • sysIO™ buffer supports: – LVCMOS 33/25/18/15/12; LVTTL – SSTL 33/25/18 class I, II


    Original     		DS1009 DS1009 HSTL15 HSTL18 FTN256 LFXP2-30E-5FTN256I LFXP2-8E-6FTN256C LFXP2-17E-5FTN256I LFXP2-8E-5FTN256C FTBGA 256 LFXP2-17E-6FT256I8W LFXP2-17E-7FTN256C LFXP2-5E-6TN144C LFXP2-5E-7FTN256C PDF

    FTBGA thermal resistance

    Abstract: LFXP2-8E LFXP2-5E-5TN144I FPGA LFXP2-17E-5FTN256I8W lfxp25e5tn144c LFXP2-5E-5TN144C
    Text: LatticeXP2 Family Data Sheet DS1009 Version 01.3, February 2008 LatticeXP2 Family Data Sheet Introduction February 2008 Preliminary Data Sheet DS1009 • Flexible I/O Buffer Features • sysIO™ buffer supports: – LVCMOS 33/25/18/15/12; LVTTL – SSTL 33/25/18 class I, II


    Original     		DS1009 DS1009 HSTL15 HSTL18 XP2-17 FTBGA thermal resistance LFXP2-8E LFXP2-5E-5TN144I FPGA LFXP2-17E-5FTN256I8W lfxp25e5tn144c LFXP2-5E-5TN144C PDF

    MACHXO2 7000 pinout

    Abstract: MachXO2-4000
    Text: MachXO2 Family Data Sheet DS1035 Version 02.3, December 2013 MachXO2 Family Data Sheet Introduction January 2013 Features Data Sheet DS1035  Flexible On-Chip Clocking • Eight primary clocks • Up to two edge clocks for high-speed I/O  interfaces top and bottom sides only


    Original     		DS1035 DS1035 0A-13. MACHXO2 7000 pinout MachXO2-4000 PDF

    LCMX02 1200

    Abstract: LCMX02 LCMX02 256 LCMX02 640 MACHXO2 1200 pinout file LCMXO2-1200HC-4MG132C MACHXO2 7000 pinout file MACHXO2-1200ZE LCMXO2-7000 LCMXO2-2000
    Text: MachXO2 Family Data Sheet DS1035 Version 01.8, March 2012 MachXO2 Family Data Sheet Introduction March 2012 Features Data Sheet DS1035  Flexible On-Chip Clocking • Eight primary clocks • Up to two edge clocks for high-speed I/O  interfaces top and bottom sides only


    Original     		DS1035 DS1035 49-ball LCMX02 1200 LCMX02 LCMX02 256 LCMX02 640 MACHXO2 1200 pinout file LCMXO2-1200HC-4MG132C MACHXO2 7000 pinout file MACHXO2-1200ZE LCMXO2-7000 LCMXO2-2000 PDF

    FTBGA 256

    Abstract: Lattice ispmach LC4064V LC4032V-10TN48I LC4256V-75FTN256BC 4000B AEC-Q100 DS1020 TN1004 LC4064V-75TN44C LC4064V-75TN44I
    Text: ispMACH 4000V/B/C/Z Family 3.3V/2.5V/1.8V In-System Programmable SuperFAST TM High Density PLDs May 2009 Data Sheet DS1020  Broad Device Offering Features • Multiple temperature range support – Commercial: 0 to 90°C junction Tj – Industrial: -40 to 105°C junction (Tj)


    Original     		000V/B/C/Z DS1020 AEC-Q100 000V/Z 400MHz nonAEC-Q100 256-ftBGA 4A-07. 4000Z 000V/B/C FTBGA 256 Lattice ispmach LC4064V LC4032V-10TN48I LC4256V-75FTN256BC 4000B DS1020 TN1004 LC4064V-75TN44C LC4064V-75TN44I PDF

    Untitled

    Abstract: No abstract text available
    Text: MachXO Family Data Sheet DS1002 Version 02.3 November 2006 MachXO Family Data Sheet Introduction August 2006 Data Sheet DS1002 • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2


    Original     		DS1002 DS1002 256-ftBGA MachXO640. 400ns) 100ns) PDF

    Untitled

    Abstract: No abstract text available
    Text: MachXO Family Data Sheet DS1002 Version 02.1 May 2006 MachXO Family Data Sheet Introduction April 2006 Data Sheet DS1002 • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2 − LVTTL


    Original     		DS1002 DS1002 256-ftBGA MachXO640. PDF

    LFXP2-5E-5QN208C

    Abstract: lfxp25e5tn144c LFXP2-17E LFXP2-5E LFXP2-8E-7FTN256C 16X4 XP2-17 TN1126 FTBGA 256 16x4 ENCODER
    Text: LatticeXP2 Family Data Sheet DS1009 Version 01.6, August 2008 LatticeXP2 Family Data Sheet Introduction February 2008 Data Sheet DS1009  Flexible I/O Buffer Features • sysIO™ buffer supports: – LVCMOS 33/25/18/15/12; LVTTL – SSTL 33/25/18 class I, II


    Original     		DS1009 DS1009 HSTL15 HSTL18 XP2-17 LFXP2-5E-5QN208C lfxp25e5tn144c LFXP2-17E LFXP2-5E LFXP2-8E-7FTN256C 16X4 XP2-17 TN1126 FTBGA 256 16x4 ENCODER PDF

    14A-07

    Abstract: No abstract text available
    Text: ispMACH 4000V/B/C/Z Family 3.3V/2.5V/1.8V In-System Programmable SuperFAST TM High Density PLDs June 2014 Data Sheet DS1020  Broad Device Offering Features • Multiple temperature range support – Commercial: 0 to 90°C junction Tj – Industrial: -40 to 105°C junction (Tj)


    Original     		000V/B/C/Z DS1020 AEC-Q100 000V/Z 400MHz sensitiveC-Q100 256-ftBGA 4A-07. 4000Z 000V/B/C 14A-07 PDF

    4032V

    Abstract: DS1017 LC4032V-10TN48I 4512c application LC4256V-75TN176C marking 17Z 4000B AEC-Q100 DS1020 22z2
    Text: ispMACH 4000V/B/C/Z Family 3.3V/2.5V/1.8V In-System Programmable SuperFAST TM High Density PLDs Coolest Power May 2009 C Features Data Sheet DS1020 TM • Broad Device Offering • Multiple temperature range support – Commercial: 0 to 90°C junction Tj


    Original     		000V/B/C/Z DS1020 AEC-Q100 000V/Z 400MHz nonAEC-Q100 256-ftBGA 4A-07. 4000Z 000V/B/C 4032V DS1017 LC4032V-10TN48I 4512c application LC4256V-75TN176C marking 17Z 4000B DS1020 22z2 PDF

    Untitled

    Abstract: No abstract text available
    Text: ispMACH 4000V/B/C/Z Family 3.3V/2.5V/1.8V In-System Programmable SuperFAST TM High Density PLDs November 2013 Data Sheet DS1020  Broad Device Offering Features • Multiple temperature range support – Commercial: 0 to 90°C junction Tj – Industrial: -40 to 105°C junction (Tj)


    Original     		000V/B/C/Z DS1020 AEC-Q100 000V/Z 400MHz nonAEC-Q100 256-ftBGA 4A-07. 4000Z 000V/B/C PDF

    Untitled

    Abstract: No abstract text available
    Text: ispMACH 4000V/B/C/Z Family 3.3V/2.5V/1.8V In-System Programmable SuperFAST TM High Density PLDs Coolest Power November 2007 C Features Data Sheet DS1020 TM • Broad Device Offering • Multiple temperature range support – Commercial: 0 to 90°C junction Tj


    Original     		000V/B/C/Z DS1020 AEC-Q100 000V/Z 400MHz 4000Z nonAEC-Q100 256-ftBGA 4A-07. PDF

    Untitled

    Abstract: No abstract text available
    Text: MachXO2 Family Data Sheet DS1035 Version 02.0, January 2013 MachXO2 Family Data Sheet Introduction January 2013 Features Data Sheet DS1035  Flexible On-Chip Clocking • Eight primary clocks • Up to two edge clocks for high-speed I/O  interfaces top and bottom sides only


    Original     		DS1035 DS1035 MachXO2-4000HE PDF