Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    FLOATING POINT ADDER Search Results

    FLOATING POINT ADDER Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    DFE2016CKA-1R0M=P2 Murata Manufacturing Co Ltd Fixed IND 1uH 1800mA NONAUTO Visit Murata Manufacturing Co Ltd
    LQW18CN55NJ0HD Murata Manufacturing Co Ltd Fixed IND 55nH 1500mA POWRTRN Visit Murata Manufacturing Co Ltd
    LQW18CNR56J0HD Murata Manufacturing Co Ltd Fixed IND 560nH 450mA POWRTRN Visit Murata Manufacturing Co Ltd
    DFE322520F-2R2M=P2 Murata Manufacturing Co Ltd Fixed IND 2.2uH 4400mA NONAUTO Visit Murata Manufacturing Co Ltd
    LQW18CN4N9D0HD Murata Manufacturing Co Ltd Fixed IND 4.9nH 2600mA POWRTRN Visit Murata Manufacturing Co Ltd

    FLOATING POINT ADDER Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    tms390

    Abstract: L64811 L64814 TMS390C sun sparc pinout
    Text: LSI LOGIC L64814 Floating-Point Unit FPU Preliminary Description The L64814 Floating-Point Unit (FPU) is a highperformance, CMOS implementation of the SPARC (Scalable Processor ARChitecture) FPU. The FPU combines a floating-point controller w ith a high-throughput floating-point processor


    OCR Scan     		L64814 tms390 L64811 TMS390C sun sparc pinout PDF

    D-10

    Abstract: D-12 D-16 DSP96002 3F800000 DSP96002 APPLICATIONS DSP96002 fft
    Text: APPENDIX D D.1 FLOATING-POINT NUMBER STORAGE AND ARITHMETIC D.1.1 General The IEEE standard for binary floating point arithmetic provides for the compatibility of floating-point numbers across all implementations which use the standard by defining bit-level encoding of floating-point numbers.


    Original     		32-bit DSP96002 D-10 D-12 D-16 3F800000 DSP96002 APPLICATIONS DSP96002 fft PDF

    C-15

    Abstract: C-16 DSP96002 DSP96002 fft
    Text: APPENDIX C IEEE ARITHMETIC C.1 FLOATING-POINT NUMBER STORAGE AND ARITHMETIC C.1.1 General The IEEE standard for binary floating point arithmetic provides for the compatibility of floating-point numbers across all implementations which use the standard by defining bit-level encoding of floating-point numbers.


    Original     		32-bit DSP96002 C-15 C-16 DSP96002 fft PDF

    ARM FPA

    Abstract: FPA11 ARM FPA10 ARM700 PFPA11ARM TMS 3450 ieee 754 Basic ARM block diagram ARM cpu P700-A
    Text: ARM FPA Overview Floating Point Accelerator The FPA floating point accelerator is a single chip floating point coprocessor for the ARM family of RISC CPUs, significantly enhancing the performance of an ARM based system. The device implements a subset of the ARM floating point instruction set in hardware with the remaining instructions being supported by


    Original     		PDF

    16 point bfp fft verilog code

    Abstract: verilog code for single precision floating point multiplication IFFT verilog code for FFT 16 point verilog code for floating point adder VERILOG code for FFT 1024 point how to test fft megacore verilog code for FFT 256 point verilog code radix 4 multiplication verilog code for 64 point fft
    Text: FFT/IFFT Block Floating Point Scaling Application Note 404 October 2005, ver. 1.0 Introduction The Altera FFT MegaCore® function uses block-floating-point BFP arithmetic internally to perform calculations. BFP architecture is a trade-off between fixed-point and full floating-point architecture.


    Original     		PDF

    5962R1023102VXC

    Abstract: No abstract text available
    Text: SMV320C6727B-SP www.ti.com SPRS675E – FEBRUARY 2013 – REVISED MAY 2013 Floating-Point Digital Signal Processor Check for Samples: SMV320C6727B-SP 1 Floating-Point Digital Signal Processor 1.1 Features 123 • 32- and 64-Bit 250-MHz Floating-Point DSPs


    Original     		SMV320C6727B-SP SPRS675E 64-Bit 250-MHz 256K-Byte 384K-Byte 5962R1023102VXC PDF

    5962R1023102VXC

    Abstract: No abstract text available
    Text: SMV320C6727B-SP www.ti.com SPRS675F – FEBRUARY 2013 – REVISED JUNE 2013 Floating-Point Digital Signal Processor Check for Samples: SMV320C6727B-SP 1 Floating-Point Digital Signal Processor 1.1 Features 123 • 32- and 64-Bit 250-MHz Floating-Point DSPs


    Original     		SMV320C6727B-SP SPRS675F 64-Bit 250-MHz 256K-Byte 384K-Byte 5962R1023102VXC PDF

    Untitled

    Abstract: No abstract text available
    Text: SMV320C6727B-SP www.ti.com SPRS675F – FEBRUARY 2013 – REVISED JUNE 2013 Floating-Point Digital Signal Processor Check for Samples: SMV320C6727B-SP 1 Floating-Point Digital Signal Processor 1.1 Features 123 • 32- and 64-Bit 250-MHz Floating-Point DSPs


    Original     		SMV320C6727B-SP SPRS675F PDF

    SPRS675G

    Abstract: No abstract text available
    Text: SMV320C6727B-SP www.ti.com SPRS675G – FEBRUARY 2013 – REVISED JANUARY 2014 Floating-Point Digital Signal Processor Check for Samples: SMV320C6727B-SP 1 Floating-Point Digital Signal Processor 1.1 Features 123 • 32- and 64-Bit 250-MHz Floating-Point DSPs


    Original     		SMV320C6727B-SP SPRS675G 64-Bit 250-MHz 256K-Byte 384K-Byte SPRS675G PDF

    Untitled

    Abstract: No abstract text available
    Text: SMV320C6727B-SP www.ti.com SPRS675A – FEBRUARY 2013 – REVISED MARCH 2013 Floating-Point Digital Signal Processor Check for Samples: SMV320C6727B-SP 1 Floating-Point Digital Signal Processor 1.1 Features 123 • 32- and 64-Bit 250-MHz Floating-Point DSPs


    Original     		SMV320C6727B-SP SPRS675A 32-Bit-Wide PDF

    SMV320C6727BHFHM

    Abstract: SMV320C6727BHFHMPR 5962R1023102VXC SMV320C6727BHFHW 5962R1023101VXC
    Text: SMV320C6727B-SP www.ti.com SPRS675F – FEBRUARY 2013 – REVISED JUNE 2013 Floating-Point Digital Signal Processor Check for Samples: SMV320C6727B-SP 1 Floating-Point Digital Signal Processor 1.1 Features 123 • 32- and 64-Bit 250-MHz Floating-Point DSPs


    Original     		SMV320C6727B-SP SPRS675F SMV320C6727BHFHM SMV320C6727BHFHMPR 5962R1023102VXC SMV320C6727BHFHW 5962R1023101VXC PDF

    5962R1023102VXC

    Abstract: No abstract text available
    Text: SMV320C6727B-SP www.ti.com SPRS675A – FEBRUARY 2013 – REVISED MARCH 2013 Floating-Point Digital Signal Processor Check for Samples: SMV320C6727B-SP 1 Floating-Point Digital Signal Processor 1.1 Features 123 • 32- and 64-Bit 250-MHz Floating-Point DSPs


    Original     		SMV320C6727B-SP SPRS675A 64-Bit 250-MHz 256K-Byte 384K-Byte 5962R1023102VXC PDF

    Untitled

    Abstract: No abstract text available
    Text: SMV320C6727B-SP www.ti.com SPRS675A – FEBRUARY 2013 – REVISED MARCH 2013 Floating-Point Digital Signal Processor Check for Samples: SMV320C6727B-SP 1 Floating-Point Digital Signal Processor 1.1 Features 123 • 32- and 64-Bit 250-MHz Floating-Point DSPs


    Original     		SMV320C6727B-SP SPRS675A 32-Bit-Wide PDF

    SPRS675G

    Abstract: No abstract text available
    Text: SMV320C6727B-SP www.ti.com SPRS675G – FEBRUARY 2013 – REVISED JANUARY 2014 Floating-Point Digital Signal Processor Check for Samples: SMV320C6727B-SP 1 Floating-Point Digital Signal Processor 1.1 Features 123 • 32- and 64-Bit 250-MHz Floating-Point DSPs


    Original     		SMV320C6727B-SP SPRS675G 64-Bit 250-MHz 256K-Byte 384K-Byte SPRS675G PDF

    C6727B

    Abstract: SM320C6727B-SP SM320C6727BHFHMPR SM320C6727B SPRS675 5962R1023102VXC
    Text: SMV320C6727B-SP www.ti.com SPRS675 – FEBRUARY 2013 Floating-Point Digital Signal Processor Check for Samples: SMV320C6727B-SP 1 Floating-Point Digital Signal Processor 1.1 Features 123 • 32- and 64-Bit 250-MHz Floating-Point DSPs • Single Event Latch-Up Immune to


    Original     		SMV320C6727B-SP SPRS675 32-Bit-Wide C6727B SM320C6727B-SP SM320C6727BHFHMPR SM320C6727B SPRS675 5962R1023102VXC PDF

    Untitled

    Abstract: No abstract text available
    Text: SM320C6727B www.ti.com SPRS861 – JANUARY 2014 Floating-Point Digital Signal Processor Check for Samples: SM320C6727B 1 Floating-Point Digital Signal Processor 1.1 Features 123 • 32-/64-Bit 250-MHz Floating-Point DSP • Upgrades to C67x+ CPU From C67x DSP


    Original     		SM320C6727B SPRS861 32-/64-Bit 250-MHz 256K-Byte 384K-Byte 133-MHz 32-Bit) PDF

    DSP48 floating point

    Abstract: ieee floating point multiplier verilog DSP48 ieee floating point vhdl vhdl code of 32bit floating point adder vhdl code for floating point subtractor DS335 DSP48E vhdl code of floating point adder MULT18X18S
    Text: Floating-Point Operator v3.0 DS335 September 28, 2006 Product Specification Introduction The Xilinx Floating-Point core provides designers with the means to perform floating-point arithmetic on an FPGA. The core can be customized to allow optimization for operation, wordlength, latency, and interface.


    Original     		DS335 IEEE-754 DSP48 DSP48E IEEE-754. DSP48 floating point ieee floating point multiplier verilog ieee floating point vhdl vhdl code of 32bit floating point adder vhdl code for floating point subtractor DSP48E vhdl code of floating point adder MULT18X18S PDF

    ad149

    Abstract: weitek 3164
    Text: 3164/3364 64-BIT FLOATING-POINT DATA PATH UNITS November 1989 1. Features 64-BIT FLOATING-POINT DATA PATH FULL FUNCTION 64-bit and 32-bit floating-point and 32-bit integer multiplier Divide and square root operations Single-cycle pipeline throughput for the following


    OCR Scan     		64-BIT 32-bit ad149 weitek 3164 PDF

    ieee floating point multiplier vhdl

    Abstract: ieee floating point vhdl verilog code for floating point adder vhdl code for matrix multiplication vhdl code for inverse matrix vhdl 3*3 matrix vhdl code for N fraction Divider vhdl code of 32bit floating point adder vhdl code for floating point subtractor vhdl code for FFT 32 point
    Text: Floating-Point Megafunctions User Guide UG-01063-3.0 July 2010 This user guide provides information about the Altera floating-point megafunctions, which allow you to perform floating-point arithmetic in FPGAs through parameterizable functions that are optimized for Altera device architectures. You can


    Original     		UG-01063-3 ieee floating point multiplier vhdl ieee floating point vhdl verilog code for floating point adder vhdl code for matrix multiplication vhdl code for inverse matrix vhdl 3*3 matrix vhdl code for N fraction Divider vhdl code of 32bit floating point adder vhdl code for floating point subtractor vhdl code for FFT 32 point PDF

    c3200 BL

    Abstract: TMC3200 nana j12 ir TMC3201 marking CYN C3200 equivalent TMC3200G5A
    Text: TRYw TMC3200, TMC3201 CM O S Floating-Point Arithmetic Unit and Multiplier 32/34 Bits The TMC3200, an arithmetic unit, adds and subtracts floating-point numbers expressed in IEEE 32-bit single­ precision format or extended-range 34-bit format. Conversions between floating-point and 24-bit two'scomplement integer fixed-point representations are


    OCR Scan     		TMC3200, TMC3201 32-bit 34-bit 24-bit TMC3201, TMC32Q0, TMC3200 TMC3201 c3200 BL nana j12 ir marking CYN C3200 equivalent TMC3200G5A PDF

    IEEE-754

    Abstract: circuit diagram of inverting adder types of multipliers EP2S180 IEEE754 WP-01050-1 BUTTERFLY DSP mid05 memory bandwidth IEEE754-compliant
    Text: White Paper Floating-Point Compiler Increasing Performance With Fewer Resources Showing new levels of high-performance, high-density, IEEE754-compliant floating-point applications in FPGAs is the focus of this white paper. A new tool is introduced that will allow 100 percent of the floating-point capability of


    Original     		IEEE754-compliant 65-nm IEEE-754 circuit diagram of inverting adder types of multipliers EP2S180 IEEE754 WP-01050-1 BUTTERFLY DSP mid05 memory bandwidth PDF

    DSP48E1

    Abstract: XC6SLX16-2 XC7V585T-1 xilinx vhdl code for floating point square root fpga 4062 XC6SLX16 FIT rate vhdl code of 32bit floating point adder xilinx vhdl code for floating point square root o XC6VLX75-1 UG812
    Text: LogiCORE IP Floating-Point Operator v6.0 DS816 January 18, 2012 Product Specification Introduction LogiCORE IP Facts Table The Xilinx Floating-Point Operator core provides designers with the means to perform floating-point arithmetic on an FPGA device. The core can be customized for operation, wordlength, latency and interface.


    Original     		DS816 ZynqTM-7000, DSP48E1 XC6SLX16-2 XC7V585T-1 xilinx vhdl code for floating point square root fpga 4062 XC6SLX16 FIT rate vhdl code of 32bit floating point adder xilinx vhdl code for floating point square root o XC6VLX75-1 UG812 PDF

    AHDL adder subtractor

    Abstract: 8 bit adder and subtractor adder-subtractor design AHDL subtractor 8 bit adder floating point verilog 4-bit AHDL adder subtractor AHDL adder
    Text: fp_add_sub Floating-Point Adder/Subtractor January 1996, ver. 1 Features Functional Specification 2 • ■ ■ ■ ■ General Description fp_add_sub reference design implementing a floating-point adder/subtractor Parameterized mantissa and exponent widths


    Original     		PDF

    dSP96001

    Abstract: DSP96000 A230023 C6129
    Text: Order this document by BR574/D MOTOROLA • SEMICONDUCTOR TECHNICAL DATA DSP96001 Technical Summary 96-BIT GENERAL-PURPOSE FLOATING-POINT DIGITAL-SIGNAL PROCESSOR DSP The DSP96001, a floating-point version o f the fixed-point DSP56001, is the firs t m em ber o f M otorola's


    OCR Scan     		BR574/D DSP96001 96-BIT DSP96001, DSP56001, DSP96001 MK145BP, A23002-3 C61295 DSP96000 A230023 C6129 PDF