Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    EP2SGX Search Results

    SF Impression Pixel

    EP2SGX Price and Stock

    Rochester Electronics LLC EP2SGX60DF780C3

    IC FPGA 364 I/O 780FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2SGX60DF780C3 Bulk 1
    • 1 $1394.18
    • 10 $1394.18
    • 100 $1394.18
    • 1000 $1394.18
    • 10000 $1394.18
    		Buy Now

    Rochester Electronics LLC EP2SGX30DF780C4N

    IC FPGA 361 I/O 780FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2SGX30DF780C4N Bulk 1
    • 1 $564.78
    • 10 $564.78
    • 100 $564.78
    • 1000 $564.78
    • 10000 $564.78
    		Buy Now

    Rochester Electronics LLC EP2SGX60EF1152C5

    IC FPGA 534 I/O 1152FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2SGX60EF1152C5 Bulk 1
    • 1 $992.19
    • 10 $992.19
    • 100 $992.19
    • 1000 $992.19
    • 10000 $992.19
    		Buy Now

    Rochester Electronics LLC EP2SGX60CF780C5N

    IC FPGA 364 I/O 780FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2SGX60CF780C5N Bulk 1
    • 1 $787.37
    • 10 $787.37
    • 100 $787.37
    • 1000 $787.37
    • 10000 $787.37
    		Buy Now

    Rochester Electronics LLC EP2SGX90EF1508C5

    EP2SGX90 - STRATIX II SERIES FPG
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2SGX90EF1508C5 Bulk 1
    • 1 $2478.86
    • 10 $2478.86
    • 100 $2478.86
    • 1000 $2478.86
    • 10000 $2478.86
    		Buy Now
    Find more EP2SGX price and stock on Findchips.com

    EP2SGX Datasheets (75)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    EP2SGX130GF1508C3 Altera Stratix II GX FPGA 130K FPGA-1508 Original PDF
    EP2SGX130GF1508C3N Altera Stratix II GX FPGA 130K FPGA-1508 Original PDF
    EP2SGX130GF1508C4 Altera Stratix II GX FPGA 130K FPGA-1508 Original PDF
    EP2SGX130GF1508C4N Altera Stratix II GX FPGA 130K FPGA-1508 Original PDF
    EP2SGX130GF1508C5 Altera Stratix II GX FPGA 130K FPGA-1508 Original PDF
    EP2SGX130GF1508C5N Altera Stratix II GX FPGA 130K FPGA-1508 Original PDF
    EP2SGX130GF1508I4 Altera Stratix II GX FPGA 130K FPGA-1508 Original PDF
    EP2SGX130GF1508I4N Altera Stratix II GX FPGA 130K FPGA-1508 Original PDF
    EP2SGX130GF40C3ES Altera Stratix II GX FPGA 130K FPGA-40 Original PDF
    EP2SGX130GF40C3N Altera Stratix II GX FPGA 130K FPGA-40 Original PDF
    EP2SGX130GF40C4ES Altera Stratix II GX FPGA 130K FPGA-40 Original PDF
    EP2SGX130GF40C4NES Altera Stratix II GX FPGA 130K FPGA-40 Original PDF
    EP2SGX130GF40C5 Altera Stratix II GX FPGA 130K FPGA-40 Original PDF
    EP2SGX130GF40C5NES Altera Stratix II GX FPGA 130K FPGA-40 Original PDF
    EP2SGX30CF780C3 Altera Stratix II GX FPGA 30K FPGA-780 Original PDF
    EP2SGX30CF780C3N Altera Stratix II GX FPGA 30K FPGA-780 Original PDF
    EP2SGX30CF780C4 Altera Stratix II GX FPGA 30K FPGA-780 Original PDF
    EP2SGX30CF780C4N Altera Stratix II GX FPGA 30K FPGA-780 Original PDF
    EP2SGX30CF780C5 Altera Stratix II GX FPGA 30K FPGA-780 Original PDF
    EP2SGX30CF780C5N Altera Stratix II GX FPGA 30K FPGA-780 Original PDF

    EP2SGX Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    EP1S

    Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 SG-01001-1 mram EP1S40 RLDRAM
    Text: Stratix FPGA Series Package & I/O Matrix 773 EP1SGX10C EP1SGX10D EP1SGX25C EP1SGX25D EP1S80 EP1S60 EP1S40 615 773 362 455 455 773 607 EP1SGX40G 534 589 726 362 607 624 624 EP1SGX40G 742 EP1S30 EP2SGX130G EP2SGX90F EP2SGX90E EP2SGX60E EP2SGX60D 364 473 697


    Original     		PDF EP1SGX10C EP1SGX10D EP1SGX25C EP1SGX25D EP1S80 EP1S60 EP1S40 EP1S30 EP1SGX40G EP1S EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 SG-01001-1 mram EP1S40 RLDRAM

    EPC16UI88

    Abstract: PQFP-100 Package footprint Altera EPC
    Text: Enhanced Configuration EPC Devices Datasheet CF52002-3.0 Datasheet This datasheet describes enhanced configuration (EPC) devices. Supported Devices Table 1 lists the supported Altera  EPC devices. Table 1. Altera EPC Devices Memory Size (bits) On-Chip


    Original     		PDF CF52002-3 EPC16 EPC16UI88AA. EPC16UI88 PQFP-100 Package footprint Altera EPC

    3S110

    Abstract: BGA 64 PACKAGE thermal resistance 12 x 12 fbga thermal resistance CHIP RESISTANCE TABLE 3S150 FBGA 152 JEDEC FBGA EP2S15
    Text: Stratix Series Device Thermal Resistance February 2007, version 2.0 Document Revision History Data Sheet Table 1 shows the revision history for this document. Table 1. Document Revision History Date and Document Version Changes Made April 2006 v1.0 Initial release.


    Original     		PDF

    automatic change over switch circuit diagram

    Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 RCK7
    Text: 1. PLLs in Stratix II & Stratix II GX Devices SII52001-4.4 Introduction Stratix II and Stratix II GX device phase-locked loops PLLs provide robust clock management and synthesis for device clock management, external system clock management, and high-speed I/O interfaces.


    Original     		PDF SII52001-4 automatic change over switch circuit diagram EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 RCK7

    diode zener ph c5v1

    Abstract: lt1085 linear EPCS1SI8 PH C5V1 EPCS16SI8N EPCS4SI8N sdram pcb layout gerber zener pc 838 EPCS128 EPCS16
    Text: Cyclone Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com C5V1-2.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    HSTL standards

    Abstract: DDR2 sstl_18 class I 15-V SSTL-18
    Text: 4. Selectable I/O Standards in Stratix II & Stratix II GX Devices SII52004-4.5 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices, including: • ■ ■ ■ ■ Stratix II & Stratix II GX I/O


    Original     		PDF SII52004-4 HSTL standards DDR2 sstl_18 class I 15-V SSTL-18

    EPCS128

    Abstract: EPCS64 SRUNNER
    Text: 3. Configuration & Testing SIIGX51005-1.3 IEEE Std. 1149.1 JTAG BoundaryScan Support All Stratix II GX devices provide Joint Test Action Group JTAG boundary-scan test (BST) circuitry that complies with the IEEE Std. 1149.1. JTAG boundary-scan testing can be performed either before


    Original     		PDF SIIGX51005-1 EPCS128 EPCS64 SRUNNER

    TL 2272 DECODER

    Abstract: PRBS23 PRBS31 tl 3042 MA1567
    Text: 4. DC and Switching Characteristics SIIGX51006-4.4 Operating Conditions Stratix II GX devices are offered in both commercial and industrial grades. Industrial devices are offered in -4 speed grade and commercial devices are offered in -3 fastest , -4, and -5 speed grades.


    Original     		PDF SIIGX51006-4 TL 2272 DECODER PRBS23 PRBS31 tl 3042 MA1567

    8th class date sheet 2012

    Abstract: date sheet 8th class 2012 2322 640 5 bst 1046 DN 2530 ITS DRIVER CIRCUIT vhdl code for pn sequence generator MA1567
    Text: Section I. Stratix II GX Device Data Sheet This section provides designers with the data sheet specifications for Stratix II GX devices. They contain feature definitions of the transceivers, internal architecture, configuration, and JTAG boundary-scan testing information, DC operating conditions, AC timing


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0


    Original     		PDF PT-EP2SGX30-1 RX28p RX28n TX28p TX28n RX27p RX27n TX27p TX27n RX26p

    BT 1610

    Abstract: FBGA 152 FBGA-484 datasheet EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 68 ball fbga thermal resistance
    Text: Section VII. PCB Layout Guidelines This section provides information for board layout designers to successfully layout their boards for Stratix II GX devices. These chapters contain the required PCB layout guidelines and package specifications. This section contains the following chapters:


    Original     		PDF

    full subtractor implementation using multiplexer

    Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 full subtractor applications
    Text: Section IV. Digital Signal Processing DSP This section provides information for design and optimization of digital signal processing (DSP) functions and arithmetic operations in the onchip DSP blocks. This section contains the following chapter: • Revision History


    Original     		PDF

    EPCS64SI16N

    Abstract: EPCS128 pin configuration 1K variable resistor EP1C12 EPC16 EPCS16 EPCS64 JESD-71 EPCS16SI8N 6A0000
    Text: Section VI. Configuration This section provides information for all of the supported configuration schemes for Cyclone devices. The last chapter provides information on EPCS1 and EPCS4 serial configuration devices. This section contains the following chapters:


    Original     		PDF EPCS16, EPCS64, EPCS128) EPCS64 EPCS64SI16N EPCS128 pin configuration 1K variable resistor EP1C12 EPC16 EPCS16 JESD-71 EPCS16SI8N 6A0000

    EP4CE15

    Abstract: EP4CE22 EP2AGX190 EP2AGX260 EP2AGX125 EP4CE115 EP4CE30 EP4CE55 EP4CGX150 EP4CE40
    Text: Quartus II Software Version 10.0 Device Support Release Notes July 2010 RN-01055 This document provides late-breaking information about device support in the 10.0 version of the Altera Quartus® II software. For information about disk space and system requirements, refer to the readme.txt file in your altera/<version number>/quartus directory.


    Original     		PDF RN-01055 EP2AGX190FF35 EP2AGX260FF35 EP2AGX125EF35 EP4SE530F43 EP4SE820F43 EP4SGX110FF35 EP4SGX180FF35, EP4CE15 EP4CE22 EP2AGX190 EP2AGX260 EP2AGX125 EP4CE115 EP4CE30 EP4CE55 EP4CGX150 EP4CE40

    lvds 1080p

    Abstract: DC-VIDEO BT656 dvi 3C120 dvi to lvds pal video lvds gidel LVDS BT656 transmitter hdmi SDI SDI hdmi
    Text: Development boards for broadcast applications The Altera HD Quality Initiative HDQI addresses high-definition (HD) video hotspots throughout the broadcast infrastructure. Together with our partners, we enable affordable broadcast systems that demonstrate the best in video quality. To support this effort, Altera brings you a suite


    Original     		PDF

    free verilog code of prbs pattern generator

    Abstract: LCD MODULE optrex 323 EP3C40F780C6 pinout avalon slave interface with pci master bus hal 306 interrupt controller verilog code download verilog prbs generator optrex 204 4-bit even parity checker circuit diagram avalon mdio register
    Text: Embedded Peripherals IP User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01085-10.0.0 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF UG-01085-10 free verilog code of prbs pattern generator LCD MODULE optrex 323 EP3C40F780C6 pinout avalon slave interface with pci master bus hal 306 interrupt controller verilog code download verilog prbs generator optrex 204 4-bit even parity checker circuit diagram avalon mdio register

    hd sdi receiver

    Abstract: SDI INTERFACE AN587
    Text: AN 587: DPRIO and Multiple Instances SDI Application AN-587-1.0 August 2009 Introduction This application note discusses how the dynamic reconfiguration controller is used to control multiple instances of the Altera Serial Digital Interface MegaCore® function.


    Original     		PDF AN-587-1 hd sdi receiver SDI INTERFACE AN587

    EP3CLS150F484

    Abstract: EP3CLS200F484 EP4SGX180FF35 EP2AGX65DF29 EP4CGX15B EP3CLS150F780 EP4SE360F35 HC335FF1152 EP3CLS200F484 datasheet EP4S100G5F45
    Text: Quartus II Software Device Support Release Notes November 2009 RN-01049-1.0 This document provides late-breaking information about device support in this version of the Altera Quartus® II software. For information about disk space and system requirements, refer to the readme.txt file in your altera/<version number>/quartus directory.


    Original     		PDF RN-01049-1 EP4SE530 EP4SGX530 EP3CLS150F484 EP3CLS200F484 EP4SGX180FF35 EP2AGX65DF29 EP4CGX15B EP3CLS150F780 EP4SE360F35 HC335FF1152 EP3CLS200F484 datasheet EP4S100G5F45

    automatic change over switch circuit diagram

    Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: Section I. Clock Management This section provides information on the different types of phase-locked loops PLLs . The feature-rich enhanced PLLs assist designers in managing clocks internally and also have the ability to drive off chip to control system-level clock networks. The fast PLLs offer general-purpose


    Original     		PDF

    EP2S15

    Abstract: EP2S180 EP2S30 EP2S60 EP2S90 EPC16 EPCS128 EPCS16 EPCS64 TCFG Series
    Text: Section V. Configuration& Remote System Upgrades This section provides configuration information for all of the supported configuration schemes for Stratix II devices. These configuration schemes use either a microprocessor, configuration device, or download


    Original     		PDF

    EP2S15

    Abstract: EP2S180 EP2S30 EP2S60 EP2S90
    Text: 2. TriMatrix Embedded Memory Blocks in Stratix II and Stratix II GX Devices SII52002-4.5 Introduction Stratix II and Stratix II GX devices feature the TriMatrix memory structure, consisting of three sizes of embedded RAM blocks that efficiently address the memory needs of FPGA designs.


    Original     		PDF SII52002-4 512-bit 512-Kbit EP2S15 EP2S180 EP2S30 EP2S60 EP2S90

    HSTL standards

    Abstract: 15-V SSTL-18
    Text: Section IV. I/O Standards This section provides information on Stratix II GX single-ended, voltage-referenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 10, Selectable I/O Standards in Stratix II and Stratix II GX


    Original     		PDF

    marvel phy 88e1111 reference design

    Abstract: 88E1111 schematic diagram of laptop motherboard Marvell PHY 88E1111 Datasheet 88E1111 PHY registers map 88E1111 pinout 2N3904 equivalent Marvell 88E1111 layout guide Marvell 88E1111 vhdl Marvell PHY 88E1111 layout
    Text: Stratix II GX PCI Express Development Board Reference Manual 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com Document Version: Document Date: 1.0.1 April 2007 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    vhdl code for 16 prbs generator

    Abstract: prbs pattern generator using vhdl PRBS10 PRBS altera verilog vhdl code for 8-bit adder
    Text: 2. Stratix II GX Architecture SIIGX51003-2.2 Transceivers Stratix II GX devices incorporate dedicated embedded circuitry on the right side of the device, which contains up to 20 high-speed 6.375-Gbps serial transceiver channels. Each Stratix II GX transceiver block contains


    Original     		PDF SIIGX51003-2 375-Gbps 152-pin EP2SGX60 vhdl code for 16 prbs generator prbs pattern generator using vhdl PRBS10 PRBS altera verilog vhdl code for 8-bit adder