Untitled
Abstract: No abstract text available
Text: DS26101 8-Port Transmission Convergence Device www.maxim-ic.com GENERAL DESCRIPTION FEATURES On the transmit side, the DS26101 receives ATM cells from an ATM device through a UTOPIA II interface, provides cell buffering up to 4 cells , HEC generation and insertion, cell scrambling, and converts the data
|
Original
|
PDF
|
DS26101
DS26101
56-G6017-001C
X256-1*
DS26101N
|
motorola bts maintenance
Abstract: g6017
Text: DS26101 8-Port Transmission Convergence Device www.maxim-ic.com GENERAL DESCRIPTION FEATURES On the transmit side, the DS26101 receives ATM cells from an ATM device through a UTOPIA II interface, provides cell buffering up to 4 cells , HEC generation and insertion, cell scrambling, and converts the data
|
Original
|
PDF
|
DS26101
56-G6017-001C
X256-1*
DS26101N
motorola bts maintenance
g6017
|
11-B
Abstract: 11-D DS26101
Text: DS26101 8-Port Transmission Convergence Device www.maxim-ic.com GENERAL DESCRIPTION FEATURES On the transmit side, the DS26101 receives ATM cells from an ATM device through a UTOPIA II interface, provides cell buffering up to 4 cells , HEC generation and insertion, cell scrambling, and converts the data
|
Original
|
PDF
|
DS26101
DS26101
11-B
11-D
|
RLCD14
Abstract: RLCD10
Text: DS26102 16-Port Transmission Convergence Device www.maxim-ic.com GENERAL DESCRIPTION FEATURES On the transmit side, the DS26102 receives ATM cells from an ATM device through a UTOPIA II interface, provides cell buffering up to 4 cells , HEC generation and insertion, cell scrambling, and converts the data
|
Original
|
PDF
|
DS26102
16-Port
DS26101
56-G6017-001C
X256-1*
DS26101N
RLCD14
RLCD10
|
11-B
Abstract: 11-D DS26101 bts 122 E1 frame
Text: DS26101 8-Port TDM-to-ATM PHY www.maxim-ic.com GENERAL DESCRIPTION FEATURES On the transmit side, the DS26101 receives ATM cells from an ATM device through a UTOPIA II interface, provides cell buffering up to 4 cells , HEC generation and insertion, cell scrambling, and converts the data
|
Original
|
PDF
|
DS26101
DS26101
11-B
11-D
bts 122
E1 frame
|
11-D
Abstract: DS26102 11-B RLCD10 E1 frame
Text: DS26102 16-Port Transmission Convergence Device www.maxim-ic.com GENERAL DESCRIPTION FEATURES On the transmit side, the DS26102 receives ATM cells from an ATM device through a UTOPIA II interface, provides cell buffering up to 4 cells , HEC generation and insertion, cell scrambling, and converts the data
|
Original
|
PDF
|
DS26102
16-Port
DS26102
11-D
11-B
RLCD10
E1 frame
|
DS21352
Abstract: DS21354 DS21455 DS21458 DS2155 DS21552 DS21554 DS2156 DS26101 DS26102
Text: Maxim/Dallas > App Notes > TELECOM Keywords: Loopback, loopback operation, DS2156, DS26101, DS26102, Utopia, LLB, RLB, FLB, PLB, DLB, local loopback, remote loopback, framer loopback, payload loopback, diagnostic loopback, per-channel loopback Sep 10, 2004
|
Original
|
PDF
|
DS2156,
DS26101,
DS26102,
DS2155:
DS21552:
DS21554:
DS2156:
DS21Q352:
DS21Q354:
DS21Q55:
DS21352
DS21354
DS21455
DS21458
DS2155
DS21552
DS21554
DS2156
DS26101
DS26102
|
Untitled
Abstract: No abstract text available
Text: DS26102 16-Port Transmission Convergence Device www.maxim-ic.com GENERAL DESCRIPTION FEATURES On the transmit side, the DS26102 receives ATM cells from an ATM device through a UTOPIA II interface, provides cell buffering up to 4 cells , HEC generation and insertion, cell scrambling, and converts the data
|
Original
|
PDF
|
DS26102
16-Port
DS26101
56-G6017-001C
X256-1*
DS26101N
|
RLCD15
Abstract: 11-B 11-D DS26102 of bc 237 b E1 frame
Text: DS26102 16-Port TDM-to-ATM PHY www.maxim-ic.com GENERAL DESCRIPTION FEATURES On the transmit side, the DS26102 receives ATM cells from an ATM device through a UTOPIA II interface, provides cell buffering up to 4 cells , HEC generation and insertion, cell scrambling, and converts the data
|
Original
|
PDF
|
DS26102
16-Port
DS26102
RLCD15
11-B
11-D
of bc 237 b
E1 frame
|
max14574
Abstract: MAX1786 MAX1788 MAX8899 DS1849 MAX16908 MAX4967 DS3610 max17018 max13487
Text: Monitor Reports by Product: 1. Find the product of interest in the table below. Note the process and/or package for that product. 2. Use the "Back" button to return to the home page. 3. Select the process in the "Process Reliability" for the product of interest.
|
Original
|
PDF
|
|
NS859
Abstract: DS26S10 DS26S10N DS26S11 N16A
Text: DS26S10 Quad Bus Transceiver General Description The DS26S10 is a quad Bus Transceiver consisting of 4 high speed bus drivers with open-collector outputs capable of sinking 100 mA at 0.8V and 4 high speed bus receivers. Each driver output is connected internally to the high speed
|
Original
|
PDF
|
DS26S10
DS26S10
NS859
DS26S10N
DS26S11
N16A
|
DS26S11
Abstract: DS26S11C DS26S10 DS26S10C DS26S10CN
Text: General Description The DS26S10 and DS26S11 are quad Bus Transceivers consisting of 4 high speed bus drivers with open-collector outputs capable of sinking 100 mA at 0.8V and 4 high speed bus receivers. Each driver output is connected internally to the high speed bus receiver in addition to being connected to
|
Original
|
PDF
|
DS26S10
DS26S11
ds005802
DS26S11C
DS26S10C
DS26S10CN
|
GFP 740
Abstract: EoPDH HDB3 to LVDS E1 to ethernet converter circuit 10G BERT DS26514 DS3100GN DS34T101 DS34T104GN TDK78P7200
Text: Communications 8th Edition April 2009 Bridging two worlds ET HE R TD NET M O OV VE ER R P PA D H CK ET IC solutions optimize transportation of data between network infrastructures DH ER P V O T T R N E PA C K E E H T R E OVE TDM TDM H R-PD E V O N E T- - PA C K E T
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: DS26S10 DS26S10 Quad Bus Transceiver Literature Number: SNOSBL4 DS26S10 Quad Bus Transceiver General Description The DS26S10 is a quad Bus Transceiver consisting of 4 high speed bus drivers with open-collector outputs capable of sinking 100 mA at 0.8V and 4 high speed bus receivers.
|
Original
|
PDF
|
DS26S10
DS26S10
|
|
|
DS2174
Abstract: No abstract text available
Text: DS26401 Octal T1/E1/J1 Framer www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS26401 is an octal, software-selectable T1, E1 or J1 framer. It is composed of eight framer/formatters and a system backplane interface. Each framer has an HDLC controller that can be mapped to any DS0
|
Original
|
PDF
|
DS26401
DS26401
DS2174
|
Untitled
Abstract: No abstract text available
Text: Semiconduc DS26S10 ^ j^ N a tio n a l or DS26S10 Quad Bus Transceiver General Description The D S 26S 10 is a quad Bus Transceiver consisting of 4 high speed bus drivers with open-collector outputs capable of sinking 100 mA at 0.8V and 4 high speed bus receivers.
|
OCR Scan
|
PDF
|
DS26S10
DS26S10
S26S10
S26S10
DS2610
|
