DS90C124
Abstract: AN-1217 DS90C124IVS DS90C241 DS90C241IVS ISO10605
Text: January 2006 DS90C241/DS90C124 5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer General Description The DS90C241/124 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with embedded clock information. This single serial stream simplifies transferring a 24-bit bus over PCB traces and cable by
|
Original
|
PDF
|
DS90C241/DS90C124
5-35MHz
24-Bit
DS90C241/124
CSP-9-111S2.
DS90C241/DS90C124
DS90C124
AN-1217
DS90C124IVS
DS90C241
DS90C241IVS
ISO10605
|
35mhz transmitter circuit
Abstract: PLL VCO 3.5MHz AEC-Q100 AN-1217 ISO10605 RGB666 DS90C241Q
Text: ご注意：この日本語データシートは参考資料として提供しており内容が最新でない 場合があります。製品のご検討およびご採用に際しては、必ず最新の英文デー タシートをご確認ください。
|
Original
|
PDF
|
DS90C241Q/DS90C124Q
5-35MHz
DS90C241/DS90C124
ds201719
DS90C241Q/DS90C124Q
AEC-Q100
35MHz
35mhz transmitter circuit
PLL VCO 3.5MHz
AEC-Q100
AN-1217
ISO10605
RGB666
DS90C241Q
|
DS90C124
Abstract: closely coupled configuration AN-1108 AN-1217 DS90C241 ISO10605
Text: July 2006 DS90C241/DS90C124 5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer General Description The DS90C241/124 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with embedded clock information. This single serial stream simplifies transferring a 24-bit bus over PCB traces and cable by
|
Original
|
PDF
|
DS90C241/DS90C124
5-35MHz
24-Bit
DS90C241/124
DS90C241/DS90C124
DS90C124
closely coupled configuration
AN-1108
AN-1217
DS90C241
ISO10605
|
DS90C124
Abstract: AN-1108 AN-1217 DS90C241 ISO10605
Text: DS90C241/DS90C124 5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer General Description The DS90C241/124 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with embedded clock information. This single serial stream simplifies transferring a 24-bit bus over PCB traces and cable by
|
Original
|
PDF
|
DS90C241/DS90C124
5-35MHz
24-Bit
DS90C241/124
DS90C241/DS90C124
DS90C124
AN-1108
AN-1217
DS90C241
ISO10605
|
DS90C124
Abstract: No abstract text available
Text: May 2006 DS90C241/DS90C124 5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer General Description The DS90C241/124 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with embedded clock information. This single serial stream simplifies transferring a 24-bit bus over PCB traces and cable by
|
Original
|
PDF
|
DS90C241/DS90C124
5-35MHz
24-Bit
DS90C241/124
DS90C124
|