C 151 C
Abstract: LP2995M
Text: February 2002 LP2995 DDR Termination Regulator General Description Features The LP2995 regulator is designed to provide a linear solution to meet the JEDEC SSTL-2 and SSTL-3 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot
|
Original
|
PDF
|
LP2995
C 151 C
LP2995M
|
LP2995
Abstract: LP2995LQ LP2995M LP2995MR LP2995MRX LP2995MX M08A 3a bus termination regulator psop
Text: LP2995 DDR Termination Regulator General Description Features The LP2995 linear regulator is designed to meet the JEDEC SSTL-2 and SSTL-3 specifications for termination of DDRSDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The
|
Original
|
PDF
|
LP2995
LP2995
LP2995LQ
LP2995M
LP2995MR
LP2995MRX
LP2995MX
M08A
3a bus termination regulator psop
|
LP2995
Abstract: LP2995LQ LP2995M LP2995MR LP2995MRX LP2995MX M08A
Text: LP2995 DDR Termination Regulator General Description Features The LP2995 linear regulator is designed to meet the JEDEC SSTL-2 and SSTL-3 specifications for termination of DDRSDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The
|
Original
|
PDF
|
LP2995
LP2995
CSP-9-111S2)
LP2995LQ
LP2995M
LP2995MR
LP2995MRX
LP2995MX
M08A
|
LP2995
Abstract: LP2995LQ LP2995M LP2995MR LP2995MRX LP2995MX M08A
Text: LP2995 DDR Termination Regulator General Description Features The LP2995 linear regulator is designed to meet the JEDEC SSTL-2 and SSTL-3 specifications for termination of DDRSDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The
|
Original
|
PDF
|
LP2995
LP2995
LP2995LQ
LP2995M
LP2995MR
LP2995MRX
LP2995MX
M08A
|
psop-8
Abstract: 8 lead psop-8 NS package num. mra08a resistor 0,15 Ohm 5W DATA SHEET psop 44 northbridge Op amp circuit applications SSTL-2 5041c free circuit diagram of motherboard SO-8
Text: LP2995 DDR Termination Regulator General Description Features The LP2995 linear regulator is designed to meet the JEDEC SSTL-2 and SSTL-3 specifications for termination of DDRSDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The
|
Original
|
PDF
|
LP2995
LP2995
CSP-9-111C2)
CSP-9-111S2)
CSP-9-111S2.
psop-8
8 lead psop-8 NS package num. mra08a
resistor 0,15 Ohm 5W DATA SHEET
psop 44
northbridge
Op amp circuit applications
SSTL-2
5041c
free circuit diagram of motherboard
SO-8
|
LP2955
Abstract: M08A LP2995
Text: ご注意：この日本語データシートは参考資料として提供しており内容が最新でない 場合があります。製品のご検討およびご採用に際しては、必ず最新の英文デー タシートをご確認ください。
|
Original
|
PDF
|
LP2995
SO-8PSOP-8LLP-16
DS200393-11-JP
LP2995
DS200393
16-Lead
LQA16A
LP2955
M08A
|
northbridge
Abstract: LP2995 LP2995LQ LP2995LQX LP2995M LP2995MX M08A
Text: LP2995 DDR Termination Regulator General Description Features The LP2995 linear regulator is designed to meet the JEDEC SSTL-2 and SSTL-3 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients.
|
Original
|
PDF
|
LP2995
LP2995
northbridge
LP2995LQ
LP2995LQX
LP2995M
LP2995MX
M08A
|
LP2955
Abstract: LP2995 M08A SO-8PSOP-8LLP-16 LLP-16
Text: ご注意：この日本語データシートは参考資料として提供しており内容が最新でない 場合があります。製品のご検討およびご採用に際しては、必ず最新の英文デー タシートをご確認ください。
|
Original
|
PDF
|
LP2995
SO-8PSOP-8LLP-16
DS200393-11-JP
LP2995
DS200393
16-Lead
LQA16A
LP2955
M08A
SO-8PSOP-8LLP-16
LLP-16
|
LP2995M
Abstract: No abstract text available
Text: LP2995 DDR Termination Regulator General Description Features The LP2995 linear regulator is designed to meet the JEDEC SSTL-2 and SSTL-3 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients.
|
Original
|
PDF
|
LP2995
LP2995M
|
LP2995M
Abstract: LP2995 LP2995LQ LP2995MR LP2995MRX LP2995MX M08A
Text: LP2995 DDR Termination Regulator General Description Features The LP2995 linear regulator is designed to meet the JEDEC SSTL-2 and SSTL-3 specifications for termination of DDRSDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The
|
Original
|
PDF
|
LP2995
LP2995
LP2995M
LP2995LQ
LP2995MR
LP2995MRX
LP2995MX
M08A
|
LP2995
Abstract: LP2995LQ LP2995LQX LP2995M LP2995MX M08A
Text: LP2995 DDR Termination Regulator General Description Features The LP2995 linear regulator is designed to meet the JEDEC SSTL-2 and SSTL-3 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients.
|
Original
|
PDF
|
LP2995
LP2995
LP2995LQ
LP2995LQX
LP2995M
LP2995MX
M08A
|