TDA8551T
Abstract: TDA8551 T TDA 2010 performance Measurement AUDIO volume CONTROL IC TDA8551 MGK365
Text: INTEGRATED CIRCUITS DATA SHEET TDA8551 1 W BTL audio amplifier with digital volume control Product specification Supersedes data of 1997 May 07 1998 Feb 23 NXP Semiconductors Product specification 1 W BTL audio amplifier with digital volume control TDA8551
|
Original
|
TDA8551
TDA8551;
TDA8551T
TDA8551
545102/25/02/pp18
TDA8551 T
TDA 2010 performance Measurement
AUDIO volume CONTROL IC
MGK365
|
PDF
|
Untitled
Abstract: No abstract text available
Text: INTEGRATED CIRCUITS DAT TDA8551 1 W BTL audio amplifier with digital volume control Product specification Supersedes data of 1997 May 07 1998 Feb 23 NXP Semiconductors Product specification 1 W BTL audio amplifier with digital volume control TDA8551 FEATURES
|
Original
|
TDA8551
TDA8551;
TDA8551T
TDA8551
545102/25/02/pp18
|
PDF
|
transistor h5c
Abstract: TRANSISTOR SUBSTITUTION DATA BOOK 1993 HDTV transmitter receivers block diagram 1 phase pure sine wave inverter schematic intel 945 motherboard schematic diagram prbs pattern generator using analog verilog gx iec developer p1111 D84 TRANSISTOR soft ferrite handbook
Text: Stratix GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com SGX5V2-2.0 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: INTEGRATED CIRCUITS DAT TDA8552T; TDA8552TS 2 x 1.4 W BTL audio amplifiers with digital volume control and headphone sensing Product specification Supersedes data of 1998 Jun 02 2002 Jan 04 NXP Semiconductors Product specification 2 x 1.4 W BTL audio amplifiers with digital
|
Original
|
TDA8552T;
TDA8552TS
TDA8552T
753503/03/pp27
|
PDF
|
JESD87
Abstract: CMOS applications handbook programmable peripheral Interface pentium JC42 P802 SSTL-18
Text: 4. Selectable I/O Standards in Stratix & Stratix GX Devices S52004-3.4 Introduction The proliferation of I/O standards and the need for higher I/O performance have made it critical that devices have flexible I/O capabilities. Stratix and Stratix GX programmable logic devices PLDs
|
Original
|
S52004-3
AF-PHY-0144
OIF-SPI4-02
OIF-SFI4-01
ANSI/TIA/EIA-644,
JESD87
CMOS applications handbook
programmable peripheral Interface pentium
JC42
P802
SSTL-18
|
PDF
|
HSTL standards
Abstract: 15-V AGX52008-1 APEX20KC SSTL-18
Text: Section IV. I/O Standards This section provides information on Arria GX single-ended, voltage-referenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 8, Selectable I/O Standards in Arria GX Devices
|
Original
|
|
PDF
|
15-V
Abstract: AGX52008-1 APEX20KC SSTL-18 Teradyne connector 72 pin
Text: Section IV. I/O Standards This section provides information on Arria GX single-ended, voltage-referenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 8, Selectable I/O Standards in Arria GX Devices
|
Original
|
|
PDF
|
CMOS applications handbook
Abstract: ttl to mini-lvds CII51010-2 EP2C20 EP2C35 EP2C50 SSTL-18
Text: 10. Selectable I/O Standards in Cyclone II Devices CII51010-2.4 Introduction The proliferation of I/O standards and the need for improved I/O performance have made it critical that low-cost devices have flexible I/O capabilities. Selectable I/O capabilities such as SSTL-18, SSTL-2, and
|
Original
|
CII51010-2
SSTL-18,
CMOS applications handbook
ttl to mini-lvds
EP2C20
EP2C35
EP2C50
SSTL-18
|
PDF
|
HSTL standards
Abstract: SSTL-18 class sstl 15-V AGX52008-1 APEX20KC
Text: 8. Selectable I/O Standards in Arria GX Devices AGX52008-1.2 Introduction This chapter provides guidelines for using industry I/O standards in Arria GX devices, including: • ■ ■ ■ ■ I/O features I/O standards External memory interfaces I/O banks
|
Original
|
AGX52008-1
HSTL standards
SSTL-18
class sstl
15-V
APEX20KC
|
PDF
|
oc-192 serdes
Abstract: history of automatic phase selector TRANSISTOR D123 JC42 P802 SSTL-18 Compact PCI Backplane Block Diagram Altera source-synchronous
Text: Section IV. I/O Standards This section provides information about the I/O standards and interfaces for Stratix and Stratix GX devices. This section includes the following chapters: Revision History • Chapter 16, Selectable I/O Standards in Stratix & Stratix GX Devices
|
Original
|
125-Gbps
oc-192 serdes
history of automatic phase selector
TRANSISTOR D123
JC42
P802
SSTL-18
Compact PCI Backplane Block Diagram
Altera source-synchronous
|
PDF
|
SSTL-18
Abstract: ttl to mini-lvds CII51010-2 EP2C20 EP2C35 EP2C50 JESD8-15
Text: 10. Selectable I/O Standards in Cyclone II Devices CII51010-2.3 Introduction The proliferation of I/O standards and the need for improved I/O performance have made it critical that low-cost devices have flexible I/O capabilities. Selectable I/O capabilities such as SSTL-18, SSTL-2, and
|
Original
|
CII51010-2
SSTL-18,
SSTL-18
ttl to mini-lvds
EP2C20
EP2C35
EP2C50
JESD8-15
|
PDF
|
HSTL standards
Abstract: 15-V SSTL-18
Text: Section IV. I/O Standards This section provides information on Stratix II GX single-ended, voltage-referenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 10, Selectable I/O Standards in Stratix II and Stratix II GX
|
Original
|
|
PDF
|
mini-lvds source driver
Abstract: ttl to mini-lvds EP2C5 HSTL standards linear handbook mini lvds national semiconductor handbook CII51010-2 EP2C20 EP2C35
Text: Section IV. I/O Standards This section provides information on Cyclone II single-ended, voltage referenced, and differential I/O standards. This section includes the following chapters: Revision History Altera Corporation • Chapter 10, Selectable I/O Standards in Cyclone II Devices
|
Original
|
|
PDF
|
DDR2 sstl_18 class
Abstract: HSTL standards 15-V SSTL-18 N098
Text: Section III. I/O Standards This section provides information on Stratix II single-ended, voltagereferenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 4, Selectable I/O Standards in Stratix II and Stratix II GX
|
Original
|
|
PDF
|
|
|
SSOP16
Abstract: UDA1334BTS
Text: INTEGRATED CIRCUITS DATA SHEET UDA1334BTS Low power audio DAC Product specification Supersedes data of 2000 Feb 07 2000 Jul 31 NXP Semiconductors Product specification Low power audio DAC UDA1334BTS CONTENTS 13 DC CHARACTERISTICS 14 AC CHARACTERISTICS 14.1
|
Original
|
UDA1334BTS
753503/25/02/pp22
SSOP16
UDA1334BTS
|
PDF
|
interfacing differential logic families 1998
Abstract: 15-V SSTL-18 HSTL standards
Text: Section IV. I/O Standards This section provides information on Stratix II GX single-ended, voltage-referenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 10, Selectable I/O Standards in Stratix II & Stratix II GX
|
Original
|
|
PDF
|
JESD85
Abstract: JESD87 ANSI/TIA/EIA-644 15-V EP1C12 JESD89A
Text: 8. Using Selectable I/O Standards in Cyclone Devices C51008-1.6 Introduction The proliferation of I/O standards and the need for improved I/O performance have made it critical that low-cost devices have flexible I/O capabilities. Selectable I/O capabilities such as SSTL-2, SSTL-3, and
|
Original
|
C51008-1
JESD85
JESD87
ANSI/TIA/EIA-644
15-V
EP1C12
JESD89A
|
PDF
|
ttl to mini-lvds
Abstract: EP2C5 mini lvds CII51010-2 EP2C20 EP2C35 EP2C50 SSTL-18 SSTL IO pad
Text: Section IV. I/O Standards This section provides information on Cyclone II single-ended, voltage referenced, and differential I/O standards. This section includes the following chapters: Revision History Altera Corporation • Chapter 10, Selectable I/O Standards in Cyclone II Devices
|
Original
|
|
PDF
|
Broken Conductor Detection for Overhead Line Distribution System
Abstract: verilog code for CORDIC to generate sine wave verilog code for cordic algorithm for wireless la TXC 13.56 sma diode h5c intel 945 motherboard schematic diagram 2005Z fet k241 EARTH LEAKAGE RELAY diagram schematic diagram for panasonic inverter air cond
Text: Stratix GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com SGX5V1-1.2 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
|
PDF
|
SSTL "on-chip termination" 1998
Abstract: 15-V SSTL-18 DDR2 SDRAM sstl_18 HSTL standards
Text: Section III. I/O Standards This section provides information on Stratix II single-ended, voltagereferenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 4, Selectable I/O Standards in Stratix II & Stratix II GX
|
Original
|
|
PDF
|
free transistor equivalent book
Abstract: HD-SDI over sdh 3D123 CEI 23-16 Chapter 3 Synchronization diode handbook GX 010 texas handbook transistor DATA REFERENCE handbook vhdl code for 16 prbs generator
Text: Stratix II GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V2-4.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
|
PDF
|
JESD8-15
Abstract: HSTL standards SSTL-18 class 8 date sheet EIA standards 15-V
Text: 10. Selectable I/O Standards in Stratix II and Stratix II GX Devices SII52004-4.6 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices, including: • ■ ■ ■ ■ Stratix II and Stratix II GX I/O
|
Original
|
SII52004-4
JESD8-15
HSTL standards
SSTL-18
class 8 date sheet
EIA standards
15-V
|
PDF
|
HSTL standards
Abstract: DDR2 sstl_18 class I 15-V SSTL-18
Text: 4. Selectable I/O Standards in Stratix II & Stratix II GX Devices SII52004-4.5 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices, including: • ■ ■ ■ ■ Stratix II & Stratix II GX I/O
|
Original
|
SII52004-4
HSTL standards
DDR2 sstl_18 class I
15-V
SSTL-18
|
PDF
|
HSTL standards
Abstract: class sstl SSTL-18 EIA standards 15-V SSTL18 JESD89A DDR2 sstl_18 class I
Text: 4. Selectable I/O Standards in Stratix II and Stratix II GX Devices SII52004-4.6 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices, including: • ■ ■ ■ ■ Stratix II and Stratix II GX I/O
|
Original
|
SII52004-4
HSTL standards
class sstl
SSTL-18
EIA standards
15-V
SSTL18
JESD89A
DDR2 sstl_18 class I
|
PDF
|
