60nd02
Abstract: D0798 D05103 50MHZ S2020 S2021 d2059 DAT02 DAT06 DAT04
Text: DEVICE HIPPI SPECIFICATION SOURCE/DESTINATION INTERFACE CIRCUITS HIPPI SOURCE/DESTINATION INTERFACE CIRCUITS FEATURES S2020/S2021 HIPPI Chipset • Functionally compliant with the ANSI HIPPI standard • 32-Bit data channel • Equivalent single channel rate of 800 Mbits/sec
|
Original
|
S2020/S2021
32-Bit
16-Bit
600ns,
400ns
60nd02
D0798
D05103
50MHZ
S2020
S2021
d2059
DAT02
DAT06
DAT04
|
PDF
|
3RG7857-1BD
Abstract: 3RG7855-1RG 3RG787-1BD 7855-2BD AlMgSi0,5 ir sensors Siemens Optical Sender ALU-2509 3rg7857 3RG7855-1R
Text: SIMATIC FS100 3RG7855-XXX MO NTAGEANLEITUNG MOUNTING INSTRUCTION Bestimmung Destination Diese Anleitung beschreibt die Montage und den Aus- These instruction describes mounting and the substitution tausch von Einzelkomponenten der SIMATIC FS100 of single components of the SIMATIC FS100 safety
|
Original
|
FS100
3RG7855-XXX
FS100
3RG7857-1BD
3RG7857-1BD.
7855-1RG
7855-2BB
3RG7857-1BD)
3RG7855-1RG
3RG787-1BD
7855-2BD
AlMgSi0,5
ir sensors
Siemens Optical Sender
ALU-2509
3rg7857
3RG7855-1R
|
PDF
|
VAA33
Abstract: AA36 ZSF200
Text: Switch Fabric Data Sheet 89TSF552 Preliminary Information* Description is configurable up to OC-192. Always non-blocking architecture across destination, traffic type cell, packet , and class of service (CoS). ◆ Supports up to 4 egress subports per switch port.
|
Original
|
89TSF552
OC-192.
89TSF
1517-pin
89TSF552BL
VAA33
AA36
ZSF200
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 89TSF552 Switch Fabric Data Sheet Preliminary Information* Description is configurable up to OC-192. Always non-blocking architecture across destination, traffic type cell, packet , and class of service (CoS). ◆ Supports up to 4 egress subports per switch port.
|
Original
|
89TSF552
OC-192.
89TSF
1517-pin
89TSF552BL
|
PDF
|
VAA33
Abstract: cos v21 l10 aw26
Text: Switch Fabric Data Sheet 89TSF552 Preliminary Information* Description is configurable up to OC-192. Always non-blocking architecture across destination, traffic type cell, packet , and class of service (CoS). ◆ Supports up to 4 egress subports per switch port.
|
Original
|
89TSF552
89TSF5xx
89TSF500
89TSF552
89TSF500
1517-pin
VAA33
cos v21 l10
aw26
|
PDF
|
001C
Abstract: 68B4
Text: APPLICATION NOTE H8/300L Super Low Power Series Block Transfer 2: Example Usage of the EEPMOV Instruction MOVE2 Introduction The software MOVE2 moves a block of data from one data memory area to another. Data can be moved even where the source data memory area overlaps the destination data memory area. This is an example of the application software
|
Original
|
H8/300L
H8/38024
REJ06B0143-0200/Rev
001C
68B4
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ASR-Soft Installation Installation on Windows Vista and Windows 7: 1 Insert the ASR-soft CD into the CD-ROM drive of your computer/laptop. The 2 When prompted for the destination directory as shown below, user can either installation wizard starts automatically and a Welcome screen appears, as
|
Original
|
|
PDF
|
GTO Driver
Abstract: weak current AN10138
Text: National Semiconductor Application Note 1173 Milt Schwartz September 2000 INTRODUCTION The high data rates in today’s systems require extremely low skew clock distribution at a destination on a backplane logic card. Many systems also require a local clock to be distributed across a backplane. Therefore, creating a local distribution of clock signals with low-skew as well as providing a
|
Original
|
DS92CK16
GTO Driver
weak current
AN10138
|
PDF
|
AN-1173
Abstract: AN-905 DS92CK16
Text: National Semiconductor Application Note 1173 Milt Schwartz January 2002 INTRODUCTION The high data rates in today’s systems require extremely low skew clock distribution at a destination on a backplane logic card. Many systems also require a local clock to be distributed across a backplane. Therefore, creating a local distribution of clock signals with low-skew as well as providing a
|
Original
|
DS92CK16
AN-1173
AN-905
|
PDF
|
010B
Abstract: AN605 DS80C310 DS80C390 DS80C400 DS87C550 DS89C420 010C DPS DPTR DALLAS DS80C320
Text: Application Note 605 Data Pointer Decrement Feature Simplifies Copy Operation for Overlapping Memory Buffers www.maxim-ic.com OVERVIEW One of the essential operations of any microcontroller is the ability to store and retrieve data to/from memory. The MOVX operation provides one facility for doing this on the 8051 architecture.
|
Original
|
DS80C310
DS80C320/323
DS87C520/530
DS87C550
DS80C390
DS89C420
DS80C400
010B
AN605
DS80C310
DS80C390
DS80C400
DS87C550
DS89C420
010C
DPS DPTR
DALLAS DS80C320
|
PDF
|
DS34S132
Abstract: 0x85E APP4785 RTP port range destination of ic
Text: Maxim > App Notes > Communications circuits T/E carrier and packetized Keywords: interoperability, DS34S132, TDM, TDM over packet, TDMoP, TDMoIP, SAToP, CESoP Aug 31, 2010 APPLICATION NOTE 4785 How to make the DS34S132 TDM-over-Packet TDMoP IC interoperable with other vendors' TDMoP devices
|
Original
|
DS34S132,
DS34S132
DS34S132
32-Port
com/an4785
AN4785,
APP4785,
Appnote4785,
0x85E
APP4785
RTP port range
destination of ic
|
PDF
|
1523AN4
Abstract: ics1523
Text: Integrated Circuit Systems, Inc. Document Type: ICS1523 Application Note Document Stage: Release Designing a Custom PECL Interface for the ICS1523 1. Introduction This application note explains how to specify the pseudo emitter-coupled logic PECL interface when
|
Original
|
ICS1523
ICS1523.
ICS1523
com/products/pinfo/1523
1523AN4
|
PDF
|
inverter sla 1003
Abstract: sla 1003 MCD506 I2C-bus specification 3 2015 static ram microcontroller application PIR CONTROLLER sda 2023 P90CE201 P90CE201AEB MCD512
Text: INTEGRATED CIRCUITS DATA SHEET P90CE201 16-bit microcontroller Product specification File under Integrated Circuits, IC21 August 1993 Philips Semiconductors Product specification 16-bit microcontroller P90CE201 CONTENTS 1 FEATURES 10 8-BIT GENERAL PORT 2 GENERAL DESCRIPTION
|
Original
|
P90CE201
16-bit
inverter sla 1003
sla 1003
MCD506
I2C-bus specification 3
2015 static ram
microcontroller application PIR CONTROLLER
sda 2023
P90CE201
P90CE201AEB
MCD512
|
PDF
|
TU700
Abstract: No abstract text available
Text: Products for Video Equipment Tuners for TV/VCR/CATV TV Tuner TU700 Series for color TV and VCR •T U 7 0 0 Series Specification of each destination of PAL, JPN and USA are available. Point of input terminal and arrangement of pin for tuner are based on the industry standard.
|
OCR Scan
|
TU700
181CH
CAPTU1000
1/128ECL
|
PDF
|
|
|
coin slot
Abstract: "magnetic tape"
Text: Advanced Micro Devices AN-149 First-In First-Out Memories: Operations and Applications Zwie Amitai and Nusra Lodhi In many digital systems, high-speed transfers of data or instruc tions take place between sources and destinations that have different data rates. In other cases, the source and destination
|
OCR Scan
|
AN-149
16-bit
coin slot
"magnetic tape"
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CL-GD7541/GD7543 Super V G A L C D Controller CIRRUS LOGIC Appendix A BitBLT Engine A.1 Introduction BitBLT bit block transfer is an operation in which one area (source area) of display memory or system memory is copied to another area (destination area) of display memory or system memory.
|
OCR Scan
|
CL-GD7541/GD7543
CL-GD7541/G
D7543
|
PDF
|
gr2c
Abstract: gr26
Text: CL-GD7548 XGA/SVGA LCD Controller ÌCIRRUS LOGIC Appendix A BitBLT Engine A.1 In tr o d u c tio n BitBLT bit block transfer is an operation in which one area (source area) of display mem ory or system memory is copied to another area (destination area) of display memory or system memory.
|
OCR Scan
|
CL-GD7548
CL-GD7548
gr2c
gr26
|
PDF
|
MELPS-740
Abstract: No abstract text available
Text: MITSUBISHI MICROCOMPUTERS SERIES M ELPS 740 ADDRESSING MODES SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER ADDRESSING MODES contents or a com bination of both should be used to specify T h e series M E L P S 740 has 17 addressing m odes and an the m em ory or jum p destination. B ased on these 3 m ethods,
|
OCR Scan
|
|
PDF
|
44-PIN
Abstract: QS761480 QS762470 CR31-CR16 R043F 01B7H
Text: High-Speed CM OS 1K x 64, 2K x 64 Content-Addressable Memory QCAM1• Q u a l it y Associative Processor S e m ic o n d u c t o r , I n c , QS761480 QS762470 ADVANCE INFORMATION FEATURES DESCRIPTION • • • • The QS761480 and QS762470 is a family of 1 K and
|
OCR Scan
|
QS761480
QS762470
16-bit
MU9C1480/A
MU9C2480/A
QS762470
MDSF-00021
QS761480,
44-PIN
CR31-CR16
R043F
01B7H
|
PDF
|
Untitled
Abstract: No abstract text available
Text: High-Speed CMOS 1 k x 64, 2k x 64 Content-Addressable Memory QCAM Q u a l it y Associative Processor S e m ic o n d u c t o r , I n c QS761480 QS762470 FEATURES DESCRIPTION • • • • The QS761480 and QS762470 is a family of 1k and 2k x 64-bit CAMs (content-addressable memories).
|
OCR Scan
|
QS761480
QS762470
QS761480
QS762470
64-bit
16-bit
MU9C1480/A
MU9C2480/A
APOP-00007-02
|
PDF
|
0309H
Abstract: No abstract text available
Text: Q u a l it y S e m ic o n d u c t o r , I n c High-Speed CMOS 1 k x 64, 2k x 64 Content-Addressable Memory QCAM Associative Processor . QS761480 QS762470 FEATURES DESCRIPTION • • • • The QS761480 and QS762470 is a family of 1k and 2k x 64-bit CAMs (content-addressable memories).
|
OCR Scan
|
QS761480
QS762470
16-bit
MU9C1480/A
MU9C2480/A
QS762470
MDSF-00021-02
QS761480,
0309H
|
PDF
|
CY7C9116-35DC
Abstract: A2ND CY7C9116 CY7C9116-45DC CY7C517 CP4043 CP-59 CY7C9116-65DC DA1215 7C9115
Text: CY7C9115 CY7C9116/CY7C9X17 ¡s ZÆ , S jS W J ^ y p p p q c ; — •- - CMOS 16-Bit Microprogrammed ALU SEMICONDUCTOR Features • Fast — 35-ns worst-case propagation delay, Ito Y • Low power CMOS — Ice (max. at 10 MHz = 145 mA (commercial) — Icc (max. static) = 6 8 mA
|
OCR Scan
|
CY7C9115
CY7C9116/CY7C9X17
35-ns
16-Bit
CY7C9117
32-word
CY7C9117â
CY7C9116-35DC
A2ND
CY7C9116
CY7C9116-45DC
CY7C517
CP4043
CP-59
CY7C9116-65DC
DA1215
7C9115
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ß S e m ic o n d u c to r, In c . High-Speed 3.3V CMOS qs74lcx2hsoi 9-Bit x 4 Ports Multiple Bus Exchange INF0ARDMVAA^ With BUS Hold, Output ReSIStOr and Synchronous/Asynchronous Controls FEATURES/BENEFITS DESCRIPTION • 5V-tolerant inputs and outputs • 25Q series resistor for low switching noise
|
OCR Scan
|
qs74lcx2hsoi
LCX2H901
MDSL-00331-01
QS74LCX2H901
QS74LCX
64-pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Quality S e m ico n d u cto r,In c QuickSwitch Products QS3B491 High-Speed C M O S qs 3 b249i Clocked 4 Port xA 9-Bit 9 DIL wlUl/KCU 4 r u i l advance INFORMATION CrossbarSwitch FEATURES/BENEFITS DESCRIPTION • The QS3B491 and QS3B2491 are high speed
|
OCR Scan
|
QS3B491
b249i
QS3B491
QS3B2491
MDSL-00251-00
|
PDF
|
