IMX6DQ6SDLSRM
Abstract: No abstract text available
Text: Freescale Semiconductor Data Sheet: Technical Data Document Number: IMX6DQIEC Rev. 2.3, 07/2013 MCIMX6QxCxxxxC MCIMX6DxCxxxxC i.MX 6Dual/6Quad Applications Processors for Industrial Products Package Information Case FCPBGA 21 x 21 mm, 0.8 mm pitch Ordering Information
|
Original
|
1080p
64-bit
DDR3/LVDDR3/LPDDR2-1066
IMX6DQ6SDLSRM
|
PDF
|
IMX6DQ6SDLSRM
Abstract: No abstract text available
Text: Freescale Semiconductor Data Sheet: Technical Data Document Number: IMX6DQAEC Rev. 2.3, 07/2013 MCIMX6QxAxxxxC MCIMX6DxAxxxxC i.MX 6Dual/6Quad Automotive and Infotainment Applications Processors Package Information Case FCPBGA 21 x 21 mm, 0.8 mm pitch Ordering Information
|
Original
|
|
PDF
|
sony cmos sensor imx 117
Abstract: sony IMX 117 imx 117 sensor sony cmos sensor imx 174 sony IMX 135 sony CMOS sensor imx 135 225/sony cmos sensor imx IMX 206 imx 117
Text: Freescale Semiconductor Data Sheet: Technical Data Document Number: IMX6DQAEC Rev. 3, 03/2014 MCIMX6QxAxxxxC MCIMX6QxAxxxxD MCIMX6DxAxxxxC MCIMX6DxAxxxxD i.MX 6Dual/6Quad Automotive and Infotainment Applications Processors Package Information Case FCPBGA 21 x 21 mm, 0.8 mm pitch
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Freescale Semiconductor Data Sheet: Technical Data Document Number: IMX6DQIEC Rev. 2.1, 07/2013 MCIMX6QxCxxxxC MCIMX6DxCxxxxC i.MX 6Dual/6Quad Applications Processors for Industrial Products Package Information Case FCPBGA 21 x 21 mm, 0.8 mm pitch Ordering Information
|
Original
|
1080p
64-bit
DDR3/LVDDR3/LPDDR2-1066
|
PDF
|
sony cmos sensor imx 174
Abstract: Sony "IMX 175" CMOS
Text: Freescale Semiconductor Data Sheet: Technical Data Document Number: IMX6DQAEC Rev. 2.1, 07/2013 MCIMX6QxAxxxxC MCIMX6DxAxxxxC i.MX 6Dual/6Quad Automotive and Infotainment Applications Processors Package Information Case FCPBGA 21 x 21 mm, 0.8 mm pitch Ordering Information
|
Original
|
|
PDF
|
nec V850e2m manual
Abstract: v850E2M architecture v850e2 architecture
Text: Cover User’s Manual 32 V850E2/PG4-L User’s Manual: Hardware Renesas microcomputers V850 Series All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by
|
Original
|
V850E2/PG4-L
R01UH0336EJ0102
nec V850e2m manual
v850E2M architecture
v850e2 architecture
|
PDF
|
ADVANCED COMMUNICATION DEVICES
Abstract: ACD80800 ACD80900 ACD82216 ACD82224 16N03 P03R
Text: Advanced Communication Devices Corp ADVANCE INFORMATION Data Sheet: ACD82224 ACD82224 24 Ports 10/100 Fast Ethernet Switch Last Update: September 19, 2000 Please check ACD’ s website for update information before starting a design Web site: http://www.acdcorp.com
|
Original
|
ACD82224
Register-20
ADVANCED COMMUNICATION DEVICES
ACD80800
ACD80900
ACD82216
ACD82224
16N03
P03R
|
PDF
|
OV5642
Abstract: sony IMX 322 cmos DA9053 Atheros AR6003 AR6003 SII9022 ov5642 omnivision HSD100PXN1-A00-C11 SiI9022 HDMI transmitter wi-fi schematic miniPCIe
Text: MCIMX53SMD Board Hardware User’s Guide IMX53SMDHUG Rev. 0 9/2011 How to Reach Us: Home Page: www.freescale.com E-mail: support@freescale.com USA/Europe or Locations Not Listed: Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road
|
Original
|
MCIMX53SMD
IMX53SMDHUG
CH370
OV5642
sony IMX 322 cmos
DA9053
Atheros AR6003
AR6003
SII9022
ov5642 omnivision
HSD100PXN1-A00-C11
SiI9022 HDMI transmitter
wi-fi schematic miniPCIe
|
PDF
|
chilled water system
Abstract: No abstract text available
Text: Data Sheet, Revision 3 September 21, 2005 TSI-2 2k x 2k Time-Slot Interchanger 1 Introduction The last issue of this data sheet was August 31, 2005. A change history is included in Section 11 Change History on page 61. Red change bars have been installed on all text, figures, and tables that were added or changed. All changes to the text
|
Original
|
condit138
DS05-116STSI-3
DS05-116STSI-2)
chilled water system
|
PDF
|
VC5471
Abstract: No abstract text available
Text: TMS320VC5471 Fixed-Point Digital Signal Processor Data Manual Literature Number: SPRS180C June 2001 – Revised December 2002 PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments
|
Original
|
TMS320VC5471
SPRS180C
VC5471
|
PDF
|
AT71-SC2LV4010-BA1
Abstract: B1364 B1365 BG38 EIA-644 DATA-04 linear CCD 21 pin Rgb adapter rs232 diagram nikon CCD camera
Text: Features • • • • • • • • • • • • High Sensitivity and High SNR Performance Linear CCD Sensor Monoline 1365 RGB Patterns Total of 4096 Active Pixels Built-in Anti-blooming, No Lag EIA-644 (LVDS) Data Format High Data Rate up to 60 Mpixels/s
|
Original
|
EIA-644
RS-232
AT71-SC2LV4010-BA1
B1364
B1365
BG38
EIA-644
DATA-04
linear CCD
21 pin Rgb adapter rs232 diagram
nikon CCD camera
|
PDF
|
mpc560xb bolero
Abstract: MPC5606B CHN 949 transistor BC 247 LINFlex PROTOCOL linflex MPC560xB "Base Station subsystem 30f131 pj 989
Text: Devices Supported: MPC5607B MPC5607BRM Rev. 5 31 Jan 2010 MPC5607B Microcontroller Reference Manual, Rev. 5 Freescale Semiconductor Preliminary—Subject to Change Without Notice 1 Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available
|
Original
|
MPC5607B
MPC560xB
MPC5607BRM
MPC5607B
mpc560xb bolero
MPC5606B
CHN 949
transistor BC 247
LINFlex PROTOCOL
linflex
"Base Station subsystem
30f131
pj 989
|
PDF
|
AceXtreme C SDK Software Reference Manual
Abstract: No abstract text available
Text: Total-AceXtreme Ultra-Small, Ultra-Low Power MIL-STD-1553 Single Package Solution Model: BU-67301B Data Sheet World's smallest, ultra low power, fully integrated MIL-STD-1553 BGA package, complete with 1553 protocol, 2 Mb 64K x 36 RAM, transceivers, and isolation transformers inside a single package — saves board space and
|
Original
|
MIL-STD-1553
BU-67301B
D-80993
Blk-327
AceXtreme C SDK Software Reference Manual
|
PDF
|
ld850
Abstract: V850E/IA1 SIDATA CA850 C Language Users ca850 stk 490 110 CC78K4 nec V850 STK series RA78K4
Text: Application Note Guide to Porting from CC78K4 to CA850 Target Devices V850 FamilyTM Target Tools CA850 Ver. 2.40 CC78K4 Ver. 2.20 RA78K4 Ver. 1.30 Document No. U15653EJ1V0AN00 1st edition Date Published September 2001 N CP(K) 1999 2001 Printed in Japan
|
Original
|
CC78K4
CA850
CA850
RA78K4
U15653EJ1V0AN00
U15653EJ1V0AN
V850/SA1,
V850/SB1,
V850/SB2,
ld850
V850E/IA1
SIDATA
CA850 C Language Users
stk 490 110
nec V850
STK series
|
PDF
|
|
|
bddf
Abstract: No abstract text available
Text: CP3SP33 www.ti.com SNOSCW5 – MAY 2013 Connectivity Processor with Cache, DSP, and Bluetooth , USB, and Dual CAN Interfaces Check for Samples: CP3SP33 1 Introduction 1.1 Features 123 • CPU Features – Fully static RISC processor core, capable of operating from 0 to 96 MHz with zero
|
Original
|
CP3SP33
8/16-bit
13-bit
16/32-bit
bddf
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TMS320VC5471 Fixed-Point Digital Signal Processor Data Manual Literature Number: SPRS180C June 2001 - Revised December 2002 PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments
|
Original
|
TMS320VC5471
SPRS180C
|
PDF
|
RXD55
Abstract: RXD26
Text: Hardware Design Guide June 2004 STSI-144 Scalable Time-Slot Interchanger Hardware Design Guide Introduction Related Documents This document describes the hardware interfaces to Agere Systems Inc. scalable time-slot interchanger STSI-144 device. Information relevant to the use of
|
Original
|
STSI-144
STSI-144)
DS04-230SWCH
DS04-168SWCH
DS04-214SWCH)
RXD55
RXD26
|
PDF
|
SASI
Abstract: cmps a13 grd 07 z32106 Z32100 IRR28 we32100
Text: Zilog P roduct S pecification January 1987 / O D ^ O ^ Z32106 M A U M A T H A C C E L E R A T IO N U N IT DESCRIPTION T he Z32106 M ath A cceleration U nit M AU provides floating-point capability fo r the Z32100 M icroprocessor and is fully com patible with
|
OCR Scan
|
Z32106
Z32100
32bit)
64-bit)
80-bit)
32-bit
125-pin
SASI
cmps a13
grd 07
IRR28
we32100
|
PDF
|
Z32100
Abstract: z32104
Text: Zilog P r o du c t S p e c i f i c a t i o n J a n u a ry 1987 /oc€>o4 Z32104 D M A C O N TR O LL ER D ESCRIPTIO N T h e Z32104 D M A C o n tro lle r D M A C is a m em ory-m apped p e rip h e ra l device th a t p erfo rm s m em ory-to-m em ory, m em ory-to-peripheral, and
|
OCR Scan
|
Z32104
Z32100
32-bit
133-pin
|
PDF
|
WE32100
Abstract: ALI m7 101b WE32104
Text: WE 32104 DMA Controller Description The WE 32104 DMA Controller DMAC is a mem ory-mapped peripheral device that performs memory-to-memory, memory fill, mem ory-to-peripheral, and peripheral-tomemory data transfers quickly and efficiently. The DMAC contains specialized hardware that
|
OCR Scan
|
32-bit
133-pin
225pF)
WE32100
ALI m7 101b
WE32104
|
PDF
|
WE32101
Abstract: we32100 tC23E oxbe
Text: WE 32100 Microprocessor Description The WE 32100 Microprocessor CPU is a highperformance, single-chip, 32-bit central processing unit designed for efficient operation in a high-level language environment. It performs all the system address generation, control, memory access, and
|
OCR Scan
|
32-bit
32-bit)
16-bit)
225pF)
WE32101
we32100
tC23E
oxbe
|
PDF
|
WE32104
Abstract: we32100 DMAC
Text: WE 32104 DMA Controller Description The WE 32104 DMA Controller DMAC is a memory-mapped peripheral device that performs memory-to-memory, memory fill, memory-to-peripheral, and peripheral-tomemory data transfers quickly and efficiently. The DMAC contains specialized hardware that
|
OCR Scan
|
32-bit
133-pin
225pF)
WE32104
we32100
DMAC
|
PDF
|
we32100
Abstract: No abstract text available
Text: WE 32106 Math Acceleration Unit Description The WE 32106 Math Acceleration Unit MAU provides floating-point capability for the WE 32100 Microprocessor and is fully compatible with the IEEE Standard for Binary FloatingPoint Arithmetic (ANSI/IEEE Std. 754-1985). It
|
OCR Scan
|
32-bit)
64-bit)
80-bit)
32-bit
18-MHz
we32100
|
PDF
|
z32100
Abstract: LK23
Text: Zilog P ro du ct Specification January 1987 /£ > 3 0 3 3 Z32101 MEMORY MANAGEMENT UNIT DESCRIPTION T he Z32101 M emory M anagem ent U nit MMU is a 32-bit bus-structured device that provides logicalto-physical address translation, memory organization, control, and access protection for
|
OCR Scan
|
Z32101
32-bit
Z32100
LK23
|
PDF
|
