Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DATA SHEET 74139 Search Results

    DATA SHEET 74139 Result Highlights (6)

    Part ECAD Model Manufacturer Description Download Buy
    NFMJMPC226R0G3D Murata Manufacturing Co Ltd Data Line Filter, Visit Murata Manufacturing Co Ltd
    NFM15PC755R0G3D Murata Manufacturing Co Ltd Feed Through Capacitor, Visit Murata Manufacturing Co Ltd
    NFM15PC435R0G3D Murata Manufacturing Co Ltd Feed Through Capacitor, Visit Murata Manufacturing Co Ltd
    NFM15PC915R0G3D Murata Manufacturing Co Ltd Feed Through Capacitor, Visit Murata Manufacturing Co Ltd
    MP-52RJ11SNNE-100 Amphenol Cables on Demand Amphenol MP-52RJ11SNNE-100 Shielded CAT5e 2-Pair RJ11 Data Cable [AT&T U-Verse & Verizon FiOS Data Cable] - CAT5e PBX Patch Cable with 6P6C RJ11 Connectors (Straight-Thru) 100ft Datasheet
    MP-52RJ11SNNE-015 Amphenol Cables on Demand Amphenol MP-52RJ11SNNE-015 Shielded CAT5e 2-Pair RJ11 Data Cable [AT&T U-Verse & Verizon FiOS Data Cable] - CAT5e PBX Patch Cable with 6P6C RJ11 Connectors (Straight-Thru) 15ft Datasheet

    DATA SHEET 74139 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Parallel Interface AD5428/AD5440/AD5447 Data Sheet FEATURES GENERAL DESCRIPTION 10 MHz multiplying bandwidth INL of ±0.25 LSB @ 8 bits 20-lead and 24-lead TSSOP packages 2.5 V to 5.5 V supply operation


    Original     		PDF 20-lead 24-lead AD7528 AD5428) AD7547 AD5447) 8-/10-/12-Bit, AD5428/AD5440/AD5447 AD5428/AD5440/AD54471 12-bit,

    Untitled

    Abstract: No abstract text available
    Text: Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Parallel Interface AD5428/AD5440/AD5447 Data Sheet FEATURES GENERAL DESCRIPTION 10 MHz multiplying bandwidth INL of ±0.25 LSB @ 8 bits 20-lead and 24-lead TSSOP packages 2.5 V to 5.5 V supply operation


    Original     		PDF 8-/10-/12-Bit, AD5428/AD5440/AD5447 20-lead 24-lead AD7528 AD5428) AD7547 AD5447) AD5428/AD5440/AD54471 12-bit,

    rfbb

    Abstract: No abstract text available
    Text: Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Parallel Interface AD5428/AD5440/AD5447 Data Sheet FEATURES GENERAL DESCRIPTION 10 MHz multiplying bandwidth INL of ±0.25 LSB @ 8 bits 20-lead and 24-lead TSSOP packages 2.5 V to 5.5 V supply operation


    Original     		PDF 20-lead 24-lead AD7528 AD5428) AD7547 AD5447) 8-/10-/12-Bit, AD5428/AD5440/AD5447 AD5428/AD5440/AD54471 12-bit, rfbb

    74139

    Abstract: data sheet 74139 74139 datasheet Si2337DS S5229 v636 si2337
    Text: SPICE Device Model Si2337DS Vishay Siliconix P-Channel 80-V D-S MOSFET CHARACTERISTICS • P-Channel Vertical DMOS • Macro Model (Subcircuit Model) • Level 3 MOS • Apply for both Linear and Switching Application • Accurate over the −55 to 125°C Temperature Range


    Original     		PDF Si2337DS S-52290Rev. 31-Oct-05 74139 data sheet 74139 74139 datasheet S5229 v636 si2337

    74139

    Abstract: 74139 datasheet data sheet 74139 Si2337DS
    Text: SPICE Device Model Si2337DS Vishay Siliconix P-Channel 80-V D-S MOSFET CHARACTERISTICS • P-Channel Vertical DMOS • Macro Model (Subcircuit Model) • Level 3 MOS • Apply for both Linear and Switching Application • Accurate over the −55 to 125°C Temperature Range


    Original     		PDF Si2337DS 18-Jul-08 74139 74139 datasheet data sheet 74139

    74139 pin diagram

    Abstract: decoder 74139 74139 74139 decoder 74139 pin configuration with 74139 Dual 2 to 4 line decoder P124 FAIRCHILD AD5405 AD8065 r23b
    Text: Evaluation Board for 12-Bit, Parallel Input, Dual-Channel, Current Output DAC EVAL-AD5405EB The applied voltage reference determines the full-scale output current. An integrated feedback resistor RFB provides temperature tracking and full-scale voltage output when combined with


    Original     		PDF 12-Bit, EVAL-AD5405EB AD5405 AD5405 D05214 74139 pin diagram decoder 74139 74139 74139 decoder 74139 pin configuration with 74139 Dual 2 to 4 line decoder P124 FAIRCHILD AD8065 r23b

    74139 pin diagram

    Abstract: 74139 AD8065 CAPACITOR TANTALUM AD5428 AD5440 AD5447 ADR01 FEC 240-345 4047 integrated
    Text: Evaluation Board for 8-/10-/12-Bit, Parallel Input, Dual-Channel, Current Output DAC EVAL-AD5428/AD5440/AD5447EB On power-up, the internal register and latches are filled with 0s and the DAC outputs are at zero scale. FEATURES Operates from dual ±12 V and +5 V supplies


    Original     		PDF 8-/10-/12-Bit, EVAL-AD5428/AD5440/AD5447EB EVAL-AD5440EB EVAL-AD5447EB EB05274 74139 pin diagram 74139 AD8065 CAPACITOR TANTALUM AD5428 AD5440 AD5447 ADR01 FEC 240-345 4047 integrated

    74573

    Abstract: 74574 7486 XOR GATE 7486 full adder latch 74574 7408, 7404, 7486, 7432 7490 Decade Counter 74373 cmos dual s-r latch 2 bit magnitude comparator using 2 xor gates design a BCD counter using j-k flipflop
    Text: Semiconductor Logic Device Cross-Reference Here is a comprehensive cross-reference of TTL and CMOS chips that are readily available over the counter from such places as Maplin Electronics in the UK . Tables of both TTL and CMOS devices are provided along with tables grouping chips with the same functionality together.


    Original     		PDF

    chebyshev 3dB

    Abstract: Design a Sallen-key Band-pass Butterworth filter active filters butterworth second order lowpass filter 20khz ab-017c UAF42 "Bandpass Filter" 50 hz uaf42 OPA177 OPA2107 OPA27
    Text: SALLEN-KEY LOW-PASS FILTER DESIGN PROGRAM By Bruce Trump and R. Mark Stitt 602 746-7445 Although low-pass filters are vital in modern electronics, their design and verification can be tedious and time consuming. The Burr-Brown FilterPro program makes


    Original     		PDF 20dB/decade/pole. 20kHz 20kHz chebyshev 3dB Design a Sallen-key Band-pass Butterworth filter active filters butterworth second order lowpass filter 20khz ab-017c UAF42 "Bandpass Filter" 50 hz uaf42 OPA177 OPA2107 OPA27

    drc Rotary encoder

    Abstract: UPC157C
    Text: Preliminary Application Note TM V850E/MS1 32-/16-Bit Single-Chip Microcontrollers Hardware PPD703100 PPD703101 PPD703102 PPD70F3102 Document No. U14214EJ1V0AN00 1st edition Date Published August 1999 N CP(K) Printed in Japan 1999 [MEMO] 2 Preliminary Application Note U14214EJ1V0AN00


    Original     		PDF V850E/MS1 32-/16-Bit PPD703100 PPD703101 PPD703102 PPD70F3102 U14214EJ1V0AN00 u2/9044 drc Rotary encoder UPC157C

    chebyshev 3dB

    Abstract: Design a Sallen-key Band-pass Butterworth filter chebyshev low pass filter circuit 741 741 OP Amp PDS-1070 UAF42 AB-017C OPA177 OPA2107
    Text: SALLEN-KEY LOW-PASS FILTER DESIGN PROGRAM By Bruce Trump and R. Mark Stitt 602 746-7445 Although low-pass filters are vital in modern electronics, their design and verification can be tedious and time consuming. The Burr-Brown FilterPro program makes


    Original     		PDF 20dB/decade/pole. chebyshev 3dB Design a Sallen-key Band-pass Butterworth filter chebyshev low pass filter circuit 741 741 OP Amp PDS-1070 UAF42 AB-017C OPA177 OPA2107

    data sheet ic 74139

    Abstract: M9-1-103J M5-1-472J ic 74139 ic 74244 datasheet TLR123 SC-03-10G IP113 PS-10PE nec 157c
    Text: To our customers, Old Company Name in Catalogs and Other Documents On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid


    Original     		PDF d88-6130 data sheet ic 74139 M9-1-103J M5-1-472J ic 74139 ic 74244 datasheet TLR123 SC-03-10G IP113 PS-10PE nec 157c

    truth table for ic 74138

    Abstract: 16CUDSLR ALU IC 74183 IC 74151 diagram and truth table 74183 alu 74147 pin diagram and truth table pin diagram of IC 74184 HP-7475A 7408 ic truth table IC 74373 truth table
    Text: PLCAD-SUPREME & PLS-SUPREME A+PLUS Programmable Logic Development System & Software Data Sheet September 1991, ver. 1 Features J J J J □ □ H igh-level su p p o rt for A ltera's general-purpose Classic EPLDs M ultiple design entry m ethods LogiCaps schem atic capture


    OCR Scan     		PDF 44-Mbyte, 386-based truth table for ic 74138 16CUDSLR ALU IC 74183 IC 74151 diagram and truth table 74183 alu 74147 pin diagram and truth table pin diagram of IC 74184 HP-7475A 7408 ic truth table IC 74373 truth table

    IC AND GATE 7408 specification sheet

    Abstract: 74LS183 74LS96 SN 74168 7486 XOR GATE IC 74LS192 IC 7402, 7404, 7408, 7432, 7400 IC 7486 for XOR gate IC 74183 74LS193 function table
    Text: PLS-EDIF Bidirectional EDIF Netlist Interface to MAX+PLUS Software Data Sheet September 1991, ver. 3 Features u J Provides a bidirectional netlist interface b etw ee n M A X + P L U S and other m ajor C A E softw are packages Sup ports the industry-standard Electronic Design Interchange Format


    OCR Scan     		PDF

    sn 74373

    Abstract: SN 74114 logic diagram of ic 74112 IC 7486 xor IC 7402, 7404, 7408, 7432, 7400 7486 xor IC sn 74377 IC TTL 7486 xor IC TTL 7495 diagram and truth table IC 74374
    Text: PLS-WS/SN MAX+PLUS II Programmable Logic Software for Sun Workstations Data Sheet September 1991, ver. 1 Features J J □ □ □ J □ IJ Softw are supp ort for Classic, M A X 5000, M A X 7000, and S T G EPLD s Runs on Sun S P A R C s ta tio n s with S u n O S version 4.1.1 or h igher


    OCR Scan     		PDF

    ALU IC 74381

    Abstract: encoder IC 74147 16CUDSLR 74139 truth table alu 74382 truth table for 7446 from ic 7447 truth table IC 74373 truth table pin diagram of ic 74190 truth table for ic 74138
    Text: PLDS-HPS, PLS-HPS, PLS-OS & PLS-ES A N & * r a \ MAX+PLUS II Programmable Logic Development System & Software Data Sheet S eptem ber 1991, ver. 1 U M A X + P L U S II is the single, u nified d e velo p m e n t system for A lte ra 's C lassic, M A X 5000, M A X 7000, and S T G E P L D s .


    OCR Scan     		PDF 486-based 12-ms 44-Mbyte, ALU IC 74381 encoder IC 74147 16CUDSLR 74139 truth table alu 74382 truth table for 7446 from ic 7447 truth table IC 74373 truth table pin diagram of ic 74190 truth table for ic 74138

    16CUDSLR

    Abstract: 7474 D flip flop free alu 74382 counter schematic diagram 74161 sn 74373 pin diagram of ic 74190 ALU IC 74381 HFJV1 MUX 74151 IC 74373 truth table
    Text: PLDS-MAX & PLS-MAX M MAX+PLUS Program mable Logic Developm ent System & Software M Data Sheet September 1991, ver. 1 □ □ □ □ □ □ □ □ □ S o ftw a re su p p o rt for M A X 5000 M u ltip le A rray M atriX E PL D s H ierarch ical d esig n entry m eth o d s for b oth g rap h ic and text d esig n s


    OCR Scan     		PDF 7400-series 486-b 16CUDSLR 7474 D flip flop free alu 74382 counter schematic diagram 74161 sn 74373 pin diagram of ic 74190 ALU IC 74381 HFJV1 MUX 74151 IC 74373 truth table

    asynchronous 4bit up down counter using jk flip flop

    Abstract: counter 74168 Multiplexer 74152 3-8 decoder 74138 synchronous counter using 4 flip flip 74183 alu 7444 series Excess-3-gray code to Decimal decoder MH 74151 counter 74169 74169 SYNCHRONOUS 4-BIT BINARY COUNTER
    Text: • GENERAL DESCRIPTION T h e M S M 7 0 V 0 0 0 series is the gate array LSI based on the m aster slice m e th o d using the high p erfo rm an ce silicon gate 1.5 m ic ro n H C M O S process w ith th e d u a l-la y e r m etal structure. T his series has th e features to easily realize fu n c tio n s o f th e s c h m itt trigger, c ry s ta l/


    OCR Scan     		PDF MSM70V000 MSM70V000, asynchronous 4bit up down counter using jk flip flop counter 74168 Multiplexer 74152 3-8 decoder 74138 synchronous counter using 4 flip flip 74183 alu 7444 series Excess-3-gray code to Decimal decoder MH 74151 counter 74169 74169 SYNCHRONOUS 4-BIT BINARY COUNTER

    7408, 7404, 7486, 7432

    Abstract: RF400U functional diagram of 7400 and cd 4011 ls 7404 180 nm CMOS standard cell library TEXAS INSTRUMENTS 74191 4BITS s273 buffer 74374 7408 CMOS cmos 7404
    Text: TGC100 Series CMOS Gate Arrays RELEASE 3.0, REVISED JANUARY 1990 • Twelve Arrays with up to 26K Available Gates • Fast Prototype Turnaround Time • Extensive Design Support - Design Libraries Compatible with Daisy, Valid, and Mentor CAE Systems - Tl Regional ASIC Design Centers


    OCR Scan     		PDF TGC100 20-mA Sink/12mA TDB10LJ 120LJ TDC11LJ TDN11LJ 100MHz 7408, 7404, 7486, 7432 RF400U functional diagram of 7400 and cd 4011 ls 7404 180 nm CMOS standard cell library TEXAS INSTRUMENTS 74191 4BITS s273 buffer 74374 7408 CMOS cmos 7404

    Burr-Brown Application Note AN-165

    Abstract: design of 4-20mA transmitter for bridge type transducer using op-amp burr-brown linear catalog diode germanium catalog band pass active filters uaf42 6.4V Zener spice model Siliconix FET Design Catalog bourns torque sensor harmonic HLP 4200 solomon lcd lm
    Text: Burr-Brown Collection o f A p p licatio n s Bulletins L B U R R - BROWN • b b i TABLE OF CONTENTS SECTION 1, Burr-Brown Technical Literature Thermal and electrical properties of selected packaging m aterials. 1


    OCR Scan     		PDF OPA121 OPA128 OPA177 OPA2107 OPA2111 OPA2604 OPA27 OPA404 OPA445 OPA602 Burr-Brown Application Note AN-165 design of 4-20mA transmitter for bridge type transducer using op-amp burr-brown linear catalog diode germanium catalog band pass active filters uaf42 6.4V Zener spice model Siliconix FET Design Catalog bourns torque sensor harmonic HLP 4200 solomon lcd lm

    74139 for bcd to excess 3 code

    Abstract: design a bcd counter using jk flip flop ttl 74118 priority encoder 74148 jk flip flop to d flip flop conversion alu 74381 74541 buffer design excess 3 counter using 74161 two 3 to 8 decoders 74138 7444 series Excess-3-gray code to Decimal decoder
    Text: • G E N E R A L D ESCRIPTIO N T h e M S M 7 0 H 0 0 0 series is the gate array L S I based on the m aster slice m ethod using the high perfo rm an ce silico n gate 2 m icro n H C M O S process w ith the d u al-layer m etal s tru ctu re . T h is series has the featu res to ea sily realize fu n c tio n s o f the sch m itt trig ger, c ry s ta l/


    OCR Scan     		PDF MSM70H000 MSM70H000, 74139 for bcd to excess 3 code design a bcd counter using jk flip flop ttl 74118 priority encoder 74148 jk flip flop to d flip flop conversion alu 74381 74541 buffer design excess 3 counter using 74161 two 3 to 8 decoders 74138 7444 series Excess-3-gray code to Decimal decoder

    74138n

    Abstract: buffer 74374 74373 cmos dual s-r latch of IC 74191 G701
    Text: • GENERAL DESCRIPTION T h e M S M 7 0 H 0 0 0 series is the gate array LSI based on the m aster slice m e th o d using the high p erfo rm a n c e silicon gate 2 m ic ro n H C M O S process w ith th e d u a l-la y e r m etal structure. T h is series has th e features to easily realize fu n c tio n s o f th e s c h m itt trigger, c ry s ta l/


    OCR Scan     		PDF

    counter 74168

    Abstract: 3-8 decoder 74138 counter 74169 Multiplexer 74152 74183 adder 74381 alu 74169 binary counter 74151 8 by 1 Multiplexer flip flop 74379 74175 flip flops
    Text: • GENERAL DESCRIPTION T h e M S M 7 0 V 0 0 0 series is the gate array LSI based on the m aster slice m e th o d using the high p erfo rm an ce silicon gate 1.5 m ic ro n H C M O S process w ith th e d u a l-la y e r m etal structure. T h is series has th e features to easily realize fu n c tio n s o f th e s c h m itt trigger, c ry s ta l/


    OCR Scan     		PDF MSM70V000 MSM70V000, counter 74168 3-8 decoder 74138 counter 74169 Multiplexer 74152 74183 adder 74381 alu 74169 binary counter 74151 8 by 1 Multiplexer flip flop 74379 74175 flip flops

    0221l

    Abstract: APPLICATION NOTES CD 7474 IC bit-slice TGC119 TGC100 IPF 830 RC02X ci 7432 ttl DTN20 tsg 271
    Text: TGC100 Series 1-|im CMOS Gate Arrays RELEASE 4.0. REVISED SEPTEMBER 1991 14 Arrays with up to 26K Available Gates C E LL C O LU M N Fast Prototype Turnaround Time W IR IN G C H A N N E L Extensive Design Support -Design Libraries Compatible With Valid,u and Mentor CAE Systems


    OCR Scan     		PDF TGC100 16-mA Slnk/12-mA 0221l APPLICATION NOTES CD 7474 IC bit-slice TGC119 IPF 830 RC02X ci 7432 ttl DTN20 tsg 271