5 port ethernet switch
Abstract: "L2TP"
Text: ZL50130 128-LINK ETHERNET PSEUDO-WIRE PROCESSOR VOICE / DATA ZL50130 Simplified Block Diagram Feature-Rich Single-Chip Processor 128-Link Ethernet Pseudo-Wire Processor Packet Classifier Layer 2 to 5 Header Formatting & Payload Encapsulation Local LAN MAC
|
Original
|
PDF
|
ZL50130
128-LINK
ZL50130
100Mbps
32-bit
PP5859
5 port ethernet switch
"L2TP"
|
Untitled
Abstract: No abstract text available
Text: Back to Fiber Optic Product Directory 6 GHz SCM FIBER OPTIC LINK Specifications Typical Test Data 6 GHz SCM FIBER OPTIC LINK Block Diagram Outline Drawings FEATURES • • • • Small size Bandwidth to 6 GHz No external control circuits required Transimpedance amplifier in both
|
Original
|
PDF
|
D-286
|
transmitter and receiver circuits of optical fiber
Abstract: photodiode receiver fiber frequency receiver circuits diagram
Text: Back to Fiber Optic Product Directory 3 GHz LBL FIBER OPTIC LINK Specifications Typical Test Data 3 GHz LBL FIBER OPTIC LINK Block Diagram Outline Drawings FEATURES • • • • • Small size Bandwidth 50 kHz to 3 GHz Un-cooled DFB laser No external control circuits required
|
Original
|
PDF
|
D-294
transmitter and receiver circuits of optical fiber
photodiode receiver fiber
frequency receiver circuits diagram
|
profibus dp rs232
Abstract: profibus rs485 9 pin g4 interbus profibus dp rs485 wiring phoenix combicon connector
Text: PSM-ST-DP/IB Profibus Link Module Data Sheet 5505A 03/1998 The Profibus Link module enables INTERBUS systems and components to be connected anywhere in a Profibus DP system. It comprises a 5505A001 Profibus slave, an INTERBUS submaster and a carrier block.
|
Original
|
PDF
|
5505A001
5505A002
RS-232/V
81-IBT
profibus dp rs232
profibus rs485 9 pin
g4 interbus
profibus dp rs485 wiring
phoenix combicon connector
|
10GBASE-LRM
Abstract: microcontroller pacemaker IQ2200 VSC8238 electronic dispersion compensator
Text: TRANSPORT PHYSICAL LAYER VSC8238 10.3125 Gbps Advanced Electronic Equalization with Limiting Amplifier, and Clock and Data Recovery BLOCK DIAGRAM: Initialization and Control Link Monitor Micro-Controller Interface Error Proxy VSC8238 VSC8238 FFE/DFE EQ Limiting Amplifier
|
Original
|
PDF
|
VSC8238
10GBASE-LRM
microcontroller pacemaker
IQ2200
VSC8238
electronic dispersion compensator
|
YAGEO CHIP RESISTORS instruction
Abstract: AD9287
Text: Preliminary Technical Data Quad 12-bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter AD9228 FEATURES FUNCTIONAL BLOCK DIAGRAM Four ADCs in one package Serial LVDS ANSI-644 ,IEEE 1596.3 reduced range link Data and frame clock outputs SNR = 70 dB (to Nyquist)
|
Original
|
PDF
|
ANSI-644
12-bit,
AD9228
MO-220-VKKD-2
48-Lead
CP-48-1)
AD9228BCPZ-40
AD9228BCPZ-65
AD9228-65EB
CP-48
YAGEO CHIP RESISTORS instruction
AD9287
|
AD9287
Abstract: No abstract text available
Text: Preliminary Technical Data Quad 10-bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter AD9219 FEATURES FUNCTIONAL BLOCK DIAGRAM Four ADCs in one package Serial LVDS ANSI-644 ,IEEE 1596.3 reduced range link Data and frame clock outputs SNR = 61 dB (to Nyquist)
|
Original
|
PDF
|
10-bit,
AD9219
ANSI-644
PR05726-0-9/05
MO-220-VKKD-2
48-Lead
CP-48-1)
AD9219BCPZ-40
AD9219BCPZ-65
AD9219-65EB
AD9287
|
Untitled
Abstract: No abstract text available
Text: 500 MHz to 1700 MHz Balanced Mixer, LO Buffer, IF Amplifier, and RF Balun ADL5357 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM APPLICATIONS Cellular base station receivers Transmit observation receivers Radio link downconverters IFGM IFOP IFON PWDN LEXT 20
|
Original
|
PDF
|
ADL5357
20-lead
HBM/500
MO-220-WHHC.
11908-A
CP-20-9)
ADL5357ACPZ-R7
ADL5357-EVALZ
|
HDMI SWITCH SCHEMATIC
Abstract: AD8191 schematic diagram hdmi to analog audio dvi schematic dvi dual link schematic X011B
Text: 4:1 DVI/HDMI Switch with Equalization AD8191 Preliminary Technical Data FUNCTIONAL BLOCK DIAGRAM FEATURES Four inputs, one output DVI/HDMI links: Four TMDS channels per link Supports 250Mbps to 1.65Gbps data rates Supports 25MHz to 165MHz pixel clocks Equalized inputs for operation with long HDMI cables
|
Original
|
PDF
|
AD8191
250Mbps
65Gbps
25MHz
165MHz
1080p)
100-Lead
HDMI SWITCH SCHEMATIC
AD8191
schematic diagram hdmi to analog audio
dvi schematic
dvi dual link schematic
X011B
|
4-Layer PCB Layout Guideline for HDMI Products
Abstract: free hdmi to av circuit diagram CP-56-3 DVI dual link receiver dvi schematic AD8196ACPZ-R7 AS 108-120 av to HDMI MO-220-VLLD-2 AD8190
Text: Preliminary Data Sheet 2:1 HDMI/DVI Switch with Equalization AD8196 FEATURES FUNCTIONAL BLOCK DIAGRAM Two inputs, one output HDMI /DVI links Enables HDMI 1.3-compliant receiver Pin-to-pin compatible with the AD8190 Four TMDS channels per link Supports 250 Mbps to 2.25 Gbps data rates
|
Original
|
PDF
|
AD8196
AD8190
25Gbps)
56-Lead
CP-56-3
PR06470-0-12/06
4-Layer PCB Layout Guideline for HDMI Products
free hdmi to av circuit diagram
CP-56-3
DVI dual link receiver
dvi schematic
AD8196ACPZ-R7
AS 108-120
av to HDMI
MO-220-VLLD-2
AD8190
|
PM-8315
Abstract: CRC-32 FREEDM-84A672 PM7385 RHDL672 THDL672 TEMUX PM8315
Text: PM7385 FREEDM-84A672 PMC-Sierra,Inc. Frame Engine and Data Link Manager C1FPOUT C1FP FASTCLK REFCLK BLOCK DIAGRAM • Provides a 16 bit microprocessor interface for configuration and status monitoring. • Provides a standard five signal P1149.1 JTAG test port for boundary
|
Original
|
PDF
|
PM7385
FREEDM-84A672
P1149
FREEDM84A672
PM8315
PM-8315
CRC-32
FREEDM-84A672
PM7385
RHDL672
THDL672
TEMUX
PM8315
|
hdlc
Abstract: CRC-32 FREEDM-84A672 PM7385 RHDL672 THDL672
Text: PM7385 FREEDM-84A672 PMC-Sierra,Inc. Frame Engine and Data Link Manager C1FPOUT C1FP FASTCLK REFCLK BLOCK DIAGRAM • Provides a 16 bit microprocessor interface for configuration and status monitoring. • Provides a standard five signal P1149.1 JTAG test port for boundary
|
Original
|
PDF
|
PM7385
FREEDM-84A672
P1149
PMC-1991025
AAL1gator-32,
TEMUX-84,
FREEDM-84A672,
SPECTRA-622,
hdlc
CRC-32
FREEDM-84A672
PM7385
RHDL672
THDL672
|
CY7B933
Abstract: CY7C924DX CYP15G0101DXB
Text: PRELIMINARY CYP15G0101DXB Single-channel HOTLink II Transceiver Functional Description The CYP15G0101DXB single-channel HOTLink II™ transceiver is a point-to-point communications building block allowing the transfer of data over a high-speed serial link
|
Original
|
PDF
|
CYP15G0101DXB
CYP15G0101DXB
CY7B933
CY7C924DX
|
ADM3202ARNZ
Abstract: No abstract text available
Text: Low Power, 3.3 V, RS-232 Line Drivers/Receivers ADM3202/ADM3222/ADM1385 FEATURES FUNCTIONAL BLOCK DIAGRAMS +3.3V INPUT 0.1µF + 10V C2+ +6.6V TO –6.6V VOLTAGE C2– INVERTER T1OUT T2 R2 *INTERNAL 5kΩ PULL-DOWN RESISTOR ON EACH RS-232 INPUT Figure 1. General-purpose RS-232 data link
|
Original
|
PDF
|
RS-232
ADM3202/ADM3222/ADM1385
ADM3202
EIA/TIA-232
RS-232
ADM3222
20-Lead
RU-16
ADM3202ARNZ
|
|
|
AD8197B
Abstract: 30AWG AD8197A BAT54L
Text: 4:1 HDMI/DVI Switch with Equalization AD8197B FUNCTIONAL BLOCK DIAGRAM PP_CH[1:0] PP_OTO PP_OCL PP_EQ PP_EN PP_PRE[1:0] 4 inputs, 1 output HDMI/DVI links Enables HDMI 1.3-compliant receiver Pin-to-pin compatible with the AD8197A 4 TMDS channels per link Supports 250 Mbps to 2.25 Gbps data rates
|
Original
|
PDF
|
AD8197B
AD8197A
MS-026-BED
51706-A
100-Lead
ST-100)
AD8197BASTZ
AD8197BASTZ-RL1
AD8197B-EVALZ1
AD8197B
30AWG
AD8197A
BAT54L
|
65LVDS152
Abstract: No abstract text available
Text: SN65LVDS152 www.ti.com SLLS445 – DECEMBER 2000 MuxIt RECEIVER-DESERIALIZER FEATURES • • • • • • • • • A Member of the MuxIt™ SerializerDeserializer Building-Block Chip Family Supports Deserialization of One Serial Link Data Channel Input at Rates up to 200 Mbps
|
Original
|
PDF
|
SN65LVDS152
SLLS445
SN65LVDS152
TIA/EIA-644-A
32-Pin
65LVDS152
|
65LVDS152
Abstract: No abstract text available
Text: SN65LVDS152 www.ti.com SLLS445 – DECEMBER 2000 MuxIt RECEIVER-DESERIALIZER FEATURES • • • • • • • • • A Member of the MuxIt™ SerializerDeserializer Building-Block Chip Family Supports Deserialization of One Serial Link Data Channel Input at Rates up to 200 Mbps
|
Original
|
PDF
|
SN65LVDS152
SLLS445
SN65LVDS152
TIA/EIA-644-A
32-Pin
65LVDS152
|
C101
Abstract: SN65LVDS150 SN65LVDS151 SN65LVDS152 SN65LVDS152DA
Text: SN65LVDS152 www.ti.com SLLS445 – DECEMBER 2000 MuxIt RECEIVER-DESERIALIZER FEATURES • • • • • • • • • A Member of the MuxIt™ SerializerDeserializer Building-Block Chip Family Supports Deserialization of One Serial Link Data Channel Input at Rates up to 200 Mbps
|
Original
|
PDF
|
SN65LVDS152
SLLS445
TIA/EIA-644-A
C101
SN65LVDS150
SN65LVDS151
SN65LVDS152
SN65LVDS152DA
|
Untitled
Abstract: No abstract text available
Text: 4:1 HDMI/DVI Switch with Equalization AD8197B FUNCTIONAL BLOCK DIAGRAM PP_CH[1:0] PP_OTO PP_OCL PP_EQ PP_EN PP_PRE[1:0] 4 inputs, 1 output HDMI/DVI links Enables HDMI 1.3-compliant receiver Pin-to-pin compatible with the AD8197A 4 TMDS channels per link Supports 250 Mbps to 2.25 Gbps data rates
|
Original
|
PDF
|
AD8197B
AD8197A
MS-026-BED
51706-A
100-Lead
ST-100)
AD8197BASTZ
AD8197BASTZ-RL1
AD8197B-EVALZ1
|
C101
Abstract: SN65LVDS150 SN65LVDS151 SN65LVDS152 SN65LVDS152DA
Text: SN65LVDS152 www.ti.com SLLS445 – DECEMBER 2000 MuxIt RECEIVER-DESERIALIZER FEATURES • • • • • • • • • A Member of the MuxIt™ SerializerDeserializer Building-Block Chip Family Supports Deserialization of One Serial Link Data Channel Input at Rates up to 200 Mbps
|
Original
|
PDF
|
SN65LVDS152
SLLS445
TIA/EIA-644-A
C101
SN65LVDS150
SN65LVDS151
SN65LVDS152
SN65LVDS152DA
|
A114
Abstract: C101 SN65LVDS150 SN65LVDS151 SN65LVDS152 SN65LVDS152DA
Text: SN65LVDS152 MuxIt RECEIVER-DESERIALIZER SLLS445 – DECEMBER 2000 D A Member of the MuxItt Serializer- SN65LVDS152DA Marked as 65LVDS152 (TOP VIEW) Deserializer Building-Block Chip Family D Supports Deserialization of One Serial Link D D D D D D D Data Channel Input at Rates up to
|
Original
|
PDF
|
SN65LVDS152
SLLS445
SN65LVDS152DA
65LVDS152)
TIA/EIA-644-A
A114
C101
SN65LVDS150
SN65LVDS151
SN65LVDS152
SN65LVDS152DA
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS152 MuxIt RECEIVER-DESERIALIZER SLLS445 – DECEMBER 2000 D A Member of the MuxItt Serializer- SN65LVDS152DA Marked as 65LVDS152 (TOP VIEW) Deserializer Building-Block Chip Family D Supports Deserialization of One Serial Link D D D D D D D Data Channel Input at Rates up to
|
Original
|
PDF
|
SN65LVDS152
SLLS445
TIA/EIA-644-A
32-Pin
5LVDS152DA
SN65LVDS152DAR
SLLC055,
|
SN65LVDS150
Abstract: A114 C101 SN65LVDS151 SN65LVDS152 SN65LVDS152DA
Text: SN65LVDS152 MuxIt RECEIVER-DESERIALIZER SLLS445 – DECEMBER 2000 D A Member of the MuxItt Serializer- SN65LVDS152DA Marked as 65LVDS152 (TOP VIEW) Deserializer Building-Block Chip Family D Supports Deserialization of One Serial Link D D D D D D D Data Channel Input at Rates up to
|
Original
|
PDF
|
SN65LVDS152
SLLS445
SN65LVDS152DA
65LVDS152)
TIA/EIA-644-A
SN65LVDS150
A114
C101
SN65LVDS151
SN65LVDS152
SN65LVDS152DA
|
xbp 101
Abstract: No abstract text available
Text: T H I Q U 7 S ! I N T S E M I C O N D U C T O R , Transmitter block diagram I N C TQ8501 Fast Acquisition Seriai Transceiver ADVANCED INFORMATION Features Up to 1010-Mb/s serial data rate 18-bit parallel interface Enhanced link capabilities • Link synchronization < 20 ns
|
OCR Scan
|
PDF
|
TQ8501
1010-Mb/s
18-bit
TQ8501
TQ8501-P
900-Mb/s
3625ASW
DK2740
xbp 101
|
