CY7C2642KV18 Search Results

CY7C2642KV18 Price and Stock

Filter by Manufacturer


Flip Electronics CY7C2642KV18-333BZXC IC SRAM 144MBIT PAR 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C2642KV18-333BZXC	Tray			2	1 - 10 $360 100 $360 1000 $360 10000 $360	Buy Now
Infineon Technologies AG CY7C2642KV18-333BZXC IC SRAM 144MBIT PAR 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C2642KV18-333BZXC	Tray			210	1 - 10 - 100 - 1000 $281.55048 10000 $281.55048	Buy Now
Avnet Americas	CY7C2642KV18-333BZXC	Tray		0 Weeks, 2 Days	2	1 - 10 $367.2 100 $356.4 1000 $356.4 10000 $356.4	Buy Now
Mouser Electronics	CY7C2642KV18-333BZXC					1 - 10 - 100 - 1000 $281.94 10000 $281.94	Get Quote
Rochester Electronics	CY7C2642KV18-333BZXC		214		1	1 $303.72 10 $303.72 100 $285.5 1000 $258.16 10000 $258.16	Buy Now
Cypress Semiconductor CY7C2642KV18-333BZXC Stock, ship today
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Flip Electronics	CY7C2642KV18-333BZXC		60			1 - 10 - 100 - 1000 - 10000 -	Get Quote

CY7C2642KV18 Datasheets (1)

Part	ECAD Model	Manufacturer	Description	Curated	Datasheet Type	PDF
CY7C2642KV18-333BZXC		Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 36MBIT 333MHZ 165FBGA		Original	PDF

CY7C2642KV18 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
Untitled Abstract: No abstract text available Text: CY7C2642KV18/CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports	Original	CY7C2642KV18/CY7C2644KV18 144-Mbit 333-MHz	PDF
Untitled Abstract: No abstract text available Text: CY7C2642KV18/CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports	Original	CY7C2642KV18/CY7C2644KV18 144-Mbit 333-MHz	PDF
Untitled Abstract: No abstract text available Text: CY7C2642KV18/CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports	Original	CY7C2642KV18/CY7C2644KV18 144-Mbit 333-MHz	PDF
CY7C2644KV18-333BZI Abstract: 3M Touch Systems Text: CY7C2640KV18, CY7C2655KV18 CY7C2642KV18, CY7C2644KV18 144-Mbit QDR II+ SRAM 2-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports	Original	144-Mbit CY7C2640KV18, CY7C2655KV18 CY7C2642KV18, CY7C2644KV18 CY7C2640KV18 CY7C2655KV18 CY7C2642KV18 CY7C2644KV18-333BZI 3M Touch Systems	PDF
Untitled Abstract: No abstract text available Text: CY7C2642KV18/CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports	Original	CY7C2642KV18/CY7C2644KV18 144-Mbit 333-MHz	PDF
Untitled Abstract: No abstract text available Text: CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports	Original	CY7C2644KV18 144-Mbit 333-MHz	PDF
D2618 Abstract: 3M Touch Systems Text: CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports	Original	CY7C2644KV18 144-Mbit 333-MHz CY7C2644KV18 D2618 3M Touch Systems	PDF
3M Touch Systems Abstract: No abstract text available Text: CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports	Original	CY7C2644KV18 144-Mbit 333-MHz CY7C2644KV18 3M Touch Systems	PDF