CY7C1462AV25
Abstract: CY7C1460AV25 CY7C1464AV25
Text: CY7C1460AV25 CY7C1462AV25 CY7C1464AV25 36-Mbit 1M x 36/2M x 18/512K x 72 Pipelined SRAM with NoBL Architecture Features Functional Description • Pin-compatible and functionally equivalent to ZBT™ • Supports 250-MHz bus operations with zero wait states
|
Original
|
CY7C1460AV25
CY7C1462AV25
CY7C1464AV25
36-Mbit
36/2M
18/512K
250-MHz
CY7C1460AV25,
CY7C1462AV25
CY7C1460AV25
CY7C1464AV25
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1460AV25 CY7C1462AV25 CY7C1464AV25 36-Mbit 1M x 36/2M x 18/512K x 72 Pipelined SRAM with NoBL Architecture Features Functional Description • Pin-compatible and functionally equivalent to ZBT™ • Supports 250-MHz bus operations with zero wait states
|
Original
|
CY7C1460AV25
CY7C1462AV25
CY7C1464AV25
36-Mbit
36/2M
18/512K
250-MHz
200-MHz
167-MHz
|
PDF
|
CY7C1460AV25
Abstract: CY7C1462AV25 CY7C1464AV25
Text: CY7C1460AV25 CY7C1462AV25 CY7C1464AV25 36-Mbit 1 M x 36/2 M × 18/512 K × 72 Pipelined SRAM with NoBL Architecture 36-Mbit (1 M × 36/2 M × 18/512 K × 72) Pipelined SRAM with NoBL™ Architecture Features Functional Description • Pin-compatible and functionally equivalent to ZBT™
|
Original
|
CY7C1460AV25
CY7C1462AV25
CY7C1464AV25
36-Mbit
250-MHz
CY7C1460AV25
CY7C1462AV25
CY7C1464AV25
|
PDF
|
CY7C1460AV25
Abstract: CY7C1462AV25 CY7C1464AV25 K973
Text: CY7C1460AV25 CY7C1462AV25 CY7C1464AV25 36-Mbit 1M x 36/2M x 18/512K x 72 Pipelined SRAM with NoBL Architecture Features Functional Description • Pin-compatible and functionally equivalent to ZBT™ • Supports 250-MHz bus operations with zero wait states
|
Original
|
CY7C1460AV25
CY7C1462AV25
CY7C1464AV25
36-Mbit
36/2M
18/512K
250-MHz
CY7C1460AV25,
CY7C1462AV25
CY7C1460AV25
CY7C1464AV25
K973
|
PDF
|
K972
Abstract: CY7C1460AV25 CY7C1460AV25-250 CY7C1462AV25 CY7C1464AV25 u946 B897 m1124
Text: CY7C1460AV25 CY7C1462AV25 CY7C1464AV25 PRELIMINARY 36-Mbit 1M x 36/2M x 18/512K x 72 Pipelined SRAM with NoBL Architecture Features Functional Description • Pin-compatible and functionally equivalent to ZBT™ • Supports 250-MHz bus operations with zero wait states
|
Original
|
CY7C1460AV25
CY7C1462AV25
CY7C1464AV25
36-Mbit
36/2M
18/512K
250-MHz
200-MHz
167-MHz
K972
CY7C1460AV25
CY7C1460AV25-250
CY7C1462AV25
CY7C1464AV25
u946
B897
m1124
|
PDF
|
BWSE
Abstract: bb209a
Text: CY7C1460AV25 CY7C1462AV25 CY7C1464AV25 PRELIMINARY 36-Mbit 1M x 36/2M x 18/512K x 72 Pipelined SRAM with NoBL Architecture Features Functional Description • Pin-compatible and functionally equivalent to ZBT™ • Supports 250-MHz bus operations with zero wait states
|
Original
|
CY7C1460AV25
CY7C1462AV25
CY7C1464AV25
36-Mbit
36/2M
18/512K
250-MHz
200-MHz
167-MHz
BWSE
bb209a
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1460AV25 CY7C1462AV25 CY7C1464AV25 36-Mbit 1 M x 36/2 M × 18/512 K × 72 Pipelined SRAM with NoBL Architecture 36-Mbit (1 M × 36/2 M × 18/512 K × 72) Pipelined SRAM with NoBL™ Architecture Features Functional Description • Pin-compatible and functionally equivalent to ZBT™
|
Original
|
CY7C1460AV25
CY7C1462AV25
CY7C1464AV25
36-Mbit
CY7C1460AV25/CY7C1462AV25/CY7C1464AV25
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1460AV25 CY7C1462AV25 CY7C1464AV25 36-Mbit 1M x 36/2M x 18/512K x 72 Pipelined SRAM with NoBL Architecture Features Functional Description • Pin-compatible and functionally equivalent to ZBT™ • Supports 250-MHz bus operations with zero wait states
|
Original
|
CY7C1460AV25
CY7C1462AV25
CY7C1464AV25
36-Mbit
36/2M
18/512K
250-MHz
CY7C1460AV25,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1460AV25 CY7C1462AV25 CY7C1464AV25 PRELIMINARY 36-Mbit 1M x 36/2M x 18/512K x 72 Pipelined SRAM with NoBL Architecture Features Functional Description • Pin-compatible and functionally equivalent to ZBT™ • Supports 250-MHz bus operations with zero wait states
|
Original
|
CY7C1460AV25
CY7C1462AV25
CY7C1464AV25
36-Mbit
36/2M
18/512K
250-MHz
167MHz
200-MHz
|
PDF
|
CY7C1460AV25
Abstract: CY7C1462AV25 CY7C1464AV25
Text: CY7C1460AV25 CY7C1462AV25 CY7C1464AV25 36-Mbit 1 M x 36/2 M × 18/512 K × 72 Pipelined SRAM with NoBL Architecture 36-Mbit (1 M × 36/2 M × 18/512 K × 72) Pipelined SRAM with NoBL™ Architecture Features Functional Description • Pin-compatible and functionally equivalent to ZBT™
|
Original
|
CY7C1460AV25
CY7C1462AV25
CY7C1464AV25
36-Mbit
250-MHz
CY7C1460AV25
CY7C1462AV25
CY7C1464AV25
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1460AV25 CY7C1462AV25 36-Mbit 1 M x 36/2 M × 18 Pipelined SRAM with NoBL Architecture 36-Mbit (1 M × 36/2 M × 18) Pipelined SRAM with NoBL™ Architecture Features Functional Description • Pin-compatible and functionally equivalent to ZBT™
|
Original
|
CY7C1460AV25
CY7C1462AV25
36-Mbit
CY7C1460AV25/CY7C1462AV25
CY7C14s
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1460AV25 CY7C1462AV25 36-Mbit 1 M x 36/2 M × 18 Pipelined SRAM with NoBL Architecture 36-Mbit (1 M × 36/2 M × 18) Pipelined SRAM with NoBL™ Architecture Features Functional Description • Pin-compatible and functionally equivalent to ZBT™
|
Original
|
CY7C1460AV25
CY7C1462AV25
36-Mbit
CY7C1460AV25/CY7C1462AV25
CY7C14ponents
|
PDF
|
CY7C1338-100AXC
Abstract: gvt7164d32q-6 CY7C1049BV33-12VXC CY7C1363C-133AC CY7C1021DV33-12ZXC CY7C1460AV25-200AXC CY7C1338G-100AC CY7C1041V33-12ZXC CY7C1460V33-200AXC CY7C1021DV33-10ZXC
Text: CYPRESS / GALVANTECH # - Connect pin 14 FT pin to Vss CY7C1019BV33-15VC GS71108AJ-12 & - Does not support 1.8V I/O CY7C1019BV33-15VXC GS71108AGJ-12 * - Tie down extra four I/Os with resistor CY7C1019BV33-15ZC GS71108ATP-12 CY7C1019BV33-15ZXC GS71108AGP-12
|
Original
|
CY7C1019BV33-15VC
GS71108AJ-12
CY7C1019BV33-15VXC
GS71108AGJ-12
CY7C1019BV33-15ZC
GS71108ATP-12
CY7C1019BV33-15ZXC
GS71108AGP-12
CY7C1019CV33-10VC
GS71108AJ-10
CY7C1338-100AXC
gvt7164d32q-6
CY7C1049BV33-12VXC
CY7C1363C-133AC
CY7C1021DV33-12ZXC
CY7C1460AV25-200AXC
CY7C1338G-100AC
CY7C1041V33-12ZXC
CY7C1460V33-200AXC
CY7C1021DV33-10ZXC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1460AV25 CY7C1462AV25 36-Mbit 1 M x 36/2 M × 18 Pipelined SRAM with NoBL Architecture 36-Mbit (1 M × 36/2 M × 18) Pipelined SRAM with NoBL™ Architecture Features Functional Description • Pin-compatible and functionally equivalent to ZBT™
|
Original
|
CY7C1460AV25
CY7C1462AV25
36-Mbit
250-MHz
|
PDF
|