CY7C1265V18 Search Results

CY7C1265V18 Price and Stock

Filter by Manufacturer


Infineon Technologies AG CY7C1265V18-450BZC IC SRAM 36MBIT PAR 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1265V18-450BZC	Tray			105	1 - 10 - 100 - 1000 $52.56038 10000 $52.56038	Buy Now
Infineon Technologies AG CY7C1265V18-400BZC IC SRAM 36MBIT PARALLEL 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1265V18-400BZC	Tray			105	1 - 10 - 100 - 1000 $52.56038 10000 $52.56038	Buy Now
Avnet Americas	CY7C1265V18-400BZC	Tray		4 Weeks	7	1 $52.14 10 $52.14 100 $46.67 1000 $42.21 10000 $42.21	Buy Now
Rochester Electronics LLC CY7C1265V18-400BZC IC SRAM 36MBIT PARALLEL 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1265V18-400BZC	Tray			6	1 - 10 $51.64 100 $51.64 1000 $51.64 10000 $51.64	Buy Now
Infineon Technologies AG CY7C1265V18-400BZXC IC SRAM 36MBIT PARALLEL 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1265V18-400BZXC	Tray			105	1 - 10 - 100 - 1000 $52.56038 10000 $52.56038	Buy Now
Cypress Semiconductor CY7C1265V18-400BZC QDR SRAM, 1MX36, 0.45ns, CMOS, PBGA165 '
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Rochester Electronics	CY7C1265V18-400BZC		159		1	1 $52.14 10 $52.14 100 $49.01 1000 $44.32 10000 $44.32	Buy Now

CY7C1265V18 Datasheets (3)

Part	ECAD Model	Manufacturer	Description	Curated	Type	PDF
CY7C1265V18		Cypress Semiconductor	36-Mbit QDR-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)		Original	PDF
CY7C1265V18-400BZC		Cypress Semiconductor	36-Mbit QDR -II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)		Original	PDF
CY7C1265V18-400BZXC		Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 36MBIT 400MHZ 165FBGA		Original	PDF

CY7C1265V18 Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
Untitled Abstract: No abstract text available Text: CY7C1276V18 CY7C1263V18 CY7C1265V18 PRELIMINARY 36-Mbit QDR -II+ SRAM 4-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • Separate Independent Read and Write data ports — Supports concurrent transactions • 300 MHz to 400 MHz clock for high bandwidth	Original	PDF	CY7C1276V18 CY7C1263V18 CY7C1265V18 36-Mbit CY7C1276V18/CY7C1263V18/CY7C1265V18 CY7C1256AV18
CY7C1263V18 Abstract: CY7C1261V18 CY7C1265V18 CY7C1276V18 Text: CY7C1261V18, CY7C1276V18 CY7C1263V18, CY7C1265V18 36-Mbit QDR -II+ SRAM 4-Word Burst Architecture 2.5 Cycle Read Latency Features • Configurations With Read Cycle Latency of 2.5 cycles: Separate independent read and write data ports ❐ Supports concurrent transactions	Original	PDF	CY7C1261V18, CY7C1276V18 CY7C1263V18, CY7C1265V18 36-Mbit CY7C1261V18 CY7C1263V18 CY7C1263V18 CY7C1261V18 CY7C1265V18 CY7C1276V18
CY7C1263V18-400 Abstract: No abstract text available Text: CY7C1261V18 CY7C1276V18 CY7C1263V18 CY7C1265V18 36-Mbit QDR -II+ SRAM 4-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • Separate independent read and write data ports The CY7C1261V18, CY7C1276V18, CY7C1263V18, and CY7C1265V18 are 1.8V Synchronous Pipelined SRAMs,	Original	PDF	CY7C1261V18 CY7C1276V18 CY7C1263V18 CY7C1265V18 36-Mbit CY7C1263V18-400
CY7C1261V18 Abstract: CY7C1263V18 CY7C1265V18 CY7C1276V18 Text: CY7C1261V18 CY7C1276V18 CY7C1263V18 CY7C1265V18 36-Mbit QDR -II+ SRAM 4-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • Separate independent read and write data ports The CY7C1261V18, CY7C1276V18, CY7C1263V18, and CY7C1265V18 are 1.8V Synchronous Pipelined SRAMs,	Original	PDF	CY7C1261V18 CY7C1276V18 CY7C1263V18 CY7C1265V18 36-Mbit CY7C1261V18, CY7C1276V18, CY7C1263V18, CY7C1265V18 CY7C1261V18 CY7C1263V18 CY7C1276V18
CY7C1261V18 Abstract: CY7C1263V18 CY7C1265V18 CY7C1276V18 Text: CY7C1261V18, CY7C1276V18 CY7C1263V18, CY7C1265V18 36-Mbit QDR -II+ SRAM 4-Word Burst Architecture 2.5 Cycle Read Latency Features • Configurations With Read Cycle Latency of 2.0 cycles: Separate independent read and write data ports ❐ Supports concurrent transactions	Original	PDF	CY7C1261V18, CY7C1276V18 CY7C1263V18, CY7C1265V18 36-Mbit CY7C1261V18 CY7C1263V18 CY7C1261V18 CY7C1263V18 CY7C1265V18 CY7C1276V18
Untitled Abstract: No abstract text available Text: CY7C1263V18 CY7C1265V18 PRELIMINARY 36-Mbit QDR -II+ SRAM 4-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • Separate Independent Read and Write data ports — Supports concurrent transactions • 300 MHz to 400 MHz clock for high bandwidth	Original	PDF	CY7C1263V18 CY7C1265V18 36-Mbit