Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CY54FCT399TLMB Search Results

    CY54FCT399TLMB Datasheets (1)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    CY54FCT399TLMB Cypress Semiconductor Quad 2-Input Register Scan PDF

    CY54FCT399TLMB Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    CY54FCT399CTDMB

    Abstract: CY54FCT399CTLMB CY74FCT399ATPC CY74FCT399CTPC CY74FCT399CTQC CY74FCT399CTSOC
    Text: CY54/74FCT399T Quad 2ĆInput Register D D Features D Function, pinout and drive compatible D FCTĆC speed at 6.1 ns max. Com'l D toĆHIGH transition of the Clock input (CP). The 4Ćbit DĆtype output register is Sink current 64 mA (Com'l), Source current


    Original
    PDF CY54/74FCT399T CY54FCT399CTDMB CY54FCT399CTLMB CY74FCT399ATPC CY74FCT399CTPC CY74FCT399CTQC CY74FCT399CTSOC

    54FCT399

    Abstract: No abstract text available
    Text: CY54/74FCT399T CYPRESS Features • Function, pinoul and drive compatible with FCT and F logic • FCT-C speed at 6.1 ns max. Com’l FCT-A speed at 7.0 ns max. (Com’I) • Reduced Y’o h (typically = 33V) versions of equivalent FCT functions • Edge-rate control circuitry for


    OCR Scan
    PDF CY54/74FCT399T 20-Pin 16-Lead 300-Mil) 150-Mil) 54FCT399

    CY54FCT399CTLMB

    Abstract: CY74FCT399CTPC CY74FCT399CTQC CY74FCT399CTSOC 54FCT399
    Text: CY54/74FCT399T CYPRESS Quad 2-Input Register Features ♦ ESD > 2000V • Function, pin ou t an d drive com patible w ith FCT and F logic • • FCT-C speed a t 6,1 n s m ax. C om ’l FCT-A speed a t 7.0 n s m ax. (C om ’l) * S in k current • Source current


    OCR Scan
    PDF CY54/74FCT399T FCT399T 300-Mil) CY54FCT399CTLMB 20-Pin CY74FCT399ATPC 16-Lead CY74FCT399ATQC CY74FCT399CTPC CY74FCT399CTQC CY74FCT399CTSOC 54FCT399

    Untitled

    Abstract: No abstract text available
    Text: CY54/74FCT399T Quad 2-Input Register V CYPRESS S . The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edge-triggered. The Data inputs (I qx >I i x ) and Select input (S) must


    OCR Scan
    PDF CY54/74FCT399T FCT399T CY54FCT399TDMB CY54FCT399TLMB 16-Lead 300-Mil) 150-Mil)