Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CROSSBAR VERILOG Search Results

    CROSSBAR VERILOG Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    DS768

    Abstract: AMBA AXI4 verilog code axi4-lite and apb protocol AMBA AXI4 AMBA AXI to APB BUS Bridge vhdl code
    Text: LogiCORE IP AXI Interconnect v1.04.a DS768 October 19, 2011 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP AXI Interconnect core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices. The AXI


    Original     		PDF DS768 AMBA AXI4 verilog code axi4-lite and apb protocol AMBA AXI4 AMBA AXI to APB BUS Bridge vhdl code

    Untitled

    Abstract: No abstract text available
    Text: LogiCORE IP AXI Interconnect v1.06.a DS768 December 18, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP AXI Interconnect core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices. The AXI


    Original     		PDF DS768

    DS768

    Abstract: axi4-lite and apb protocol AMBA AXI to APB BUS Bridge vhdl code AXI4 lite verilog AMBA file write AXI verilog code AMBA AXI dma controller designer user guide
    Text: LogiCORE IP AXI Interconnect v1.06.a DS768 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP AXI Interconnect core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices. The AXI


    Original     		PDF DS768 ZynqTM-7000, axi4-lite and apb protocol AMBA AXI to APB BUS Bridge vhdl code AXI4 lite verilog AMBA file write AXI verilog code AMBA AXI dma controller designer user guide

    circuit diagram of 8-1 multiplexer design logic

    Abstract: BCD adder and subtractor vhdl code for 8-bit BCD adder verilog code for barrel shifter 8 bit bcd adder/subtractor full subtractor implementation using 4*1 multiplexer VIRTEX 4 LX200 vhdl for 8-bit BCD adder DESIGN AND IMPLEMENTATION 16-BIT BARREL SHIFTER 16 bit carry select adder verilog code
    Text: White Paper Stratix II vs. Virtex-4 Density Comparison Introduction Altera Stratix® II devices are built using a new and innovative logic structure called the adaptive logic module ALM to make Stratix II devices the industry’s biggest and fastest FPGAs. The ALM packs more


    Original     		PDF

    verilog code for crossbar switch

    Abstract: I-CUBE crosspoint 256 x 256 ocx 256 crossbar verilog MSX532
    Text: Application Note A 1024 Port Switch Using the MSX532 1.0 Introduction Crosspoint switches are used in many applications and are found in telecommunications, image processing, broadcast video, test equipment and FPGA prototyping interconnect systems. A space-division switching


    Original     		PDF MSX532 MSX532 MSX532-- MSX532-Application MKT-MSX-1024Port-ApNote MKT-MSX-1024Port-ApNote] verilog code for crossbar switch I-CUBE crosspoint 256 x 256 ocx 256 crossbar verilog

    verilog code for crossbar switch

    Abstract: avalon slave interface with pci master bus switching Fabric abstract brinkmann arbiter decoder -1996
    Text: White Paper Comparing IP Integration Approaches for FPGA Implementation Introduction Since the early days of computers and telephony, interconnection networks have been a critical part of electrical engineering 1 . This has become even more critical in the era of very large-scale integration (VLSI) circuitry because


    Original     		PDF

    verilog code for crossbar switch

    Abstract: vhdl code for crossbar switch VHDL CODE FOR HDLC controller HDLC verilog code isplsi 2128e pin diagrams of basic gates interrupt controller in vhdl code vhdl code for sdram controller BGA reflow guide vhdl sdram
    Text: What’s New* New Product Data Sheets Data Sheet Description ispLSI 2032E SuperFAST PLD: 3.5ns, 200MHz, 1000 PLD Gates, 48 Pins ispLSI 2096E 5.0ns, 165MHz, 4000 PLD Gates, 128-Pin PLD ispLSI 2128E 5.0ns, 165MHz, 6000 PLD Gates, 176-Pin PLD ispLSI 5384V


    Original     		PDF 2032E 2096E 2128E 200MHz, 165MHz, 128-Pin 176-Pin 2000E 388-Ball verilog code for crossbar switch vhdl code for crossbar switch VHDL CODE FOR HDLC controller HDLC verilog code isplsi 2128e pin diagrams of basic gates interrupt controller in vhdl code vhdl code for sdram controller BGA reflow guide vhdl sdram

    amba bus architecture

    Abstract: PPC440 AMBA AMBA APB bus protocol
    Text: The CoreConnect Bus Architecture Recent advances in silicon densities now allow for the integration of numerous functions onto a single silicon chip. With this increased density, peripherals formerly attached to the processor at the card level are integrated onto the same die as the processor. As a result, chip designers must now address issues


    Original     		PDF

    icap

    Abstract: verilog code for crossbar switch RAMB16 Circuit Implementation Using Multiplexers super8 circuit
    Text: OPB HWICAP DS 280 v1.3 March 15, 2004 Product Specification Introduction LogiCORE Facts This product specification describes the functionality of the HWICAP core for the On-Chip Peripheral Bus (OPB). The HWICAP module enables an embedded microprocessor


    Original     		PDF 00-bug. icap verilog code for crossbar switch RAMB16 Circuit Implementation Using Multiplexers super8 circuit

    verilog code of carry save adder

    Abstract: vhdl code of carry save adder 16 bit carry select adder verilog code 3-bit binary multiplier using adder VERILOG verilog code for 16 bit carry select adder 8 bit carry select adder verilog code vhdl code for crossbar switch vhdl for carry save adder vhdl code for carry select adder 8 bit carry select adder verilog code with
    Text: 2. Logic Array Blocks and Adaptive Logic Modules in Stratix III Devices SIII51002-1.5 Introduction This chapter describes the features of the logic array block LAB in the Stratix III core fabric. The logic array block is composed of basic building blocks known as


    Original     		PDF SIII51002-1 verilog code of carry save adder vhdl code of carry save adder 16 bit carry select adder verilog code 3-bit binary multiplier using adder VERILOG verilog code for 16 bit carry select adder 8 bit carry select adder verilog code vhdl code for crossbar switch vhdl for carry save adder vhdl code for carry select adder 8 bit carry select adder verilog code with

    3-bit binary multiplier using adder VERILOG

    Abstract: verilog code for crossbar switch vhdl code of carry save adder vhdl of carry save adder 32 bit carry select adder code vhdl code for carry select adder 8 bit carry select adder verilog code verilog code of carry save adder verilog code for 32 bit carry save adder verilog code for carry save adder
    Text: 2. Logic Array Blocks and Adaptive Logic Modules in Stratix III Devices SIII51002-1.1 Introduction This chapter describes the features of the logic array block LAB in the Stratix III core fabric. The logic array block is composed of basic building blocks known as adaptive logic modules (ALMs) that can be configured


    Original     		PDF SIII51002-1 3-bit binary multiplier using adder VERILOG verilog code for crossbar switch vhdl code of carry save adder vhdl of carry save adder 32 bit carry select adder code vhdl code for carry select adder 8 bit carry select adder verilog code verilog code of carry save adder verilog code for 32 bit carry save adder verilog code for carry save adder

    Untitled

    Abstract: No abstract text available
    Text: SonicsSX On-Chip Network DATASHEET The SonicsSX On-chip Network combines advanced fabric features and comprehensive data flow services architected for high performance multicore and multi-subsystem cloud-scale SoCs: High Performance: High frequency Interconnect Fabric


    Original     		PDF

    I2C CODE OF READ IN VHDL

    Abstract: advantages and disadvantages simulation of UART using verilog avalon verilog I2C st nand vhdl code for rs232 receiver altera MISO Matlab code verilog code for crossbar switch avalon vhdl peripheral component interconnect round shell connector
    Text: Section III. System-Level Design This section of the Embedded Design Handbook recommends design styles and practices for developing, verifying, debugging, and optimizing hardware for use in Altera FPGAs. The section introduces concepts to new users of Altera’s devices and


    Original     		PDF

    MKL02Z8VFG4

    Abstract: KL02P32M48SF0 KL-02
    Text: KL02 Sub-Family Reference Manual Supports: MKL02Z8VFG4 R , MKL02Z16VFG4(R), MKL02Z32VFG4(R), MKL02Z16VFK4(R), MKL02Z32VFK4(R), MKL02Z16VFM4(R), and MKL02Z32VFM4(R) Document Number: KL02P32M48SF0RM Rev 3.1, July 2013 KL02 Sub-Family Reference Manual, Rev. 3.1, July 2013


    Original     		PDF MKL02Z8VFG4 MKL02Z16VFG4 MKL02Z32VFG4 MKL02Z16VFK4 MKL02Z32VFK4 MKL02Z16VFM4 MKL02Z32VFM4 KL02P32M48SF0RM KL02P32M48SF0 KL-02

    GAL20V8B-15LD

    Abstract: pDS4102-DL2 5962-8983903RA 5962-8983904RA lb388 ispPAC-power1208 GAL20V8B-15LD/883 CPLD military SMD TQFP microcontroller HW7265-dl2
    Text: Bringing the Best Together Product Selector Guide Bringing the Best Together Lattice Solutions Introduction Lattice Semiconductor, the company that pioneered In-System Programmability ISP , offers the industry’s broadest and most diverse portfolio of programmable system solutions.


    Original     		PDF I0162 GAL20V8B-15LD pDS4102-DL2 5962-8983903RA 5962-8983904RA lb388 ispPAC-power1208 GAL20V8B-15LD/883 CPLD military SMD TQFP microcontroller HW7265-dl2

    KL05P48M48SF1RM

    Abstract: str 3234
    Text: KL05 Sub-Family Reference Manual Supports: MKL05Z8VFK4, MKL05Z16VFK4, MKL05Z32VFK4, MKL05Z8VLC4, MKL05Z16VLC4, MKL05Z32VLC4, MKL05Z8VFM4, MKL05Z16VFM4, MKL05Z32VFM4, MKL05Z16VLF4, and MKL05Z32VLF4 Document Number: KL05P48M48SF1RM Rev. 3.1, November 2012 KL05 Sub-Family Reference Manual, Rev. 3.1, November 2012


    Original     		PDF MKL05Z8VFK4, MKL05Z16VFK4, MKL05Z32VFK4, MKL05Z8VLC4, MKL05Z16VLC4, MKL05Z32VLC4, MKL05Z8VFM4, MKL05Z16VFM4, MKL05Z32VFM4, MKL05Z16VLF4, KL05P48M48SF1RM str 3234

    Untitled

    Abstract: No abstract text available
    Text: KL24 Sub-Family Reference Manual Supports: MKL24Z32VFM4, MKL24Z64VFM4, MKL24Z32VFT4, MKL24Z64VFT4, MKL24Z32VLH4, MKL24Z64VLH4, MKL24Z32VLK4, and MKL24Z64VLK4 Document Number: KL24P80M48SF0RM Rev. 3, September 2012 KL24 Sub-Family Reference Manual, Rev. 3, September 2012


    Original     		PDF MKL24Z32VFM4, MKL24Z64VFM4, MKL24Z32VFT4, MKL24Z64VFT4, MKL24Z32VLH4, MKL24Z64VLH4, MKL24Z32VLK4, MKL24Z64VLK4 KL24P80M48SF0RM

    verilog code for 32 bit risc processor

    Abstract: MXT4400 CRC-10 CRC-32 MXT4400-A TSPS verilog code for crossbar switch
    Text: M X T 4 4 0 0 Traffic Stream Processor Wire-Speed Services • ATM SAR • ATM policing and shaping • POS traffic management Traffic Management • VP, VC, flow and hierarchical traffic shaping • 64K streams VCs/flows • Dynamic bandwidth allocation


    Original     		PDF MXT4400 MXT4400: verilog code for 32 bit risc processor CRC-10 CRC-32 MXT4400-A TSPS verilog code for crossbar switch

    verilog code AHB cortex

    Abstract: No abstract text available
    Text: KL15 Sub-Family Reference Manual Supports: MKL15Z32VFM4, MKL15Z64VFM4, MKL15Z128VFM4, MKL15Z32VFT4, MKL15Z64VFT4, MKL15Z128VFT4, MKL15Z32VLH4, MKL15Z64VLH4, MKL15Z128VLH4, MKL15Z32VLK4, MKL15Z64VLK4 and MKL15Z128VLK4 Document Number: KL15P80M48SF0RM Rev. 3, September 2012


    Original     		PDF MKL15Z32VFM4, MKL15Z64VFM4, MKL15Z128VFM4, MKL15Z32VFT4, MKL15Z64VFT4, MKL15Z128VFT4, MKL15Z32VLH4, MKL15Z64VLH4, MKL15Z128VLH4, MKL15Z32VLK4, verilog code AHB cortex

    KL25P80M48SF0RM

    Abstract: No abstract text available
    Text: KL25 Sub-Family Reference Manual Supports: MKL25Z32VFM4, MKL25Z64VFM4, MKL25Z128VFM4, MKL25Z32VFT4, MKL25Z64VFT4, MKL25Z128VFT4, MKL25Z32VLH4, MKL25Z64VLH4, MKL25Z128VLH4, MKL25Z32VLK4, MKL25Z64VLK4, and MKL25Z128VLK4 Document Number: KL25P80M48SF0RM Rev. 3, September 2012


    Original     		PDF MKL25Z32VFM4, MKL25Z64VFM4, MKL25Z128VFM4, MKL25Z32VFT4, MKL25Z64VFT4, MKL25Z128VFT4, MKL25Z32VLH4, MKL25Z64VLH4, MKL25Z128VLH4, MKL25Z32VLK4, KL25P80M48SF0RM

    Untitled

    Abstract: No abstract text available
    Text: Freescale Semiconductor, Inc. Reference Manual Document Number: KL26P121M48SF4RM Rev. 3.3, 4/2015 KL26 Sub-Family Reference Manual with Addendum Rev. 3.3 of the KL26 Sub-Family Reference Manual has two parts: • The addendum to revision 3.2 of the reference manual, immediately following this cover page.


    Original     		PDF KL26P121M48SF4RM KL26P121M48SF4RMAD 36-pin

    KL26P121M48SF4RM

    Abstract: No abstract text available
    Text: KL26 Sub-Family Reference Manual Supports: MKL26Z32VFM4, MKL26Z64VFM4, MKL26Z128VFM4, MKL26Z32VFT4, MKL26Z64VFT4, MKL26Z128VFT4, MKL26Z32VLH4, MKL26Z64VLH4, MKL26Z128VLH4, MKL26Z256VLH4, MKL26Z256VMP4, MKL26Z128VLL4, MKL26Z256VLL4, MKL26Z128VMC4, MKL26Z256VMC4


    Original     		PDF MKL26Z32VFM4, MKL26Z64VFM4, MKL26Z128VFM4, MKL26Z32VFT4, MKL26Z64VFT4, MKL26Z128VFT4, MKL26Z32VLH4, MKL26Z64VLH4, MKL26Z128VLH4, MKL26Z256VLH4, KL26P121M48SF4RM

    verilog code for 32-bit alu with test bench

    Abstract: verilog code for 32 bit risc processor MXT4400 CX27440-I3 T4400 CRC-32
    Text: A CONEXANT BUSINESS Traffic Stream™ Processor MX T4400 Complete Programmable Traffic Management and Internetworking Solution The MXT4400 Traffic Stream Processor TSP platform is the industry’s first programmable traffic management and internetworking engine to offer wire-speed performance for gigabit-scale cell and packet network equipment.


    Original     		PDF T4400 MXT4400 CX27440-I3 verilog code for 32-bit alu with test bench verilog code for 32 bit risc processor CX27440-I3 T4400 CRC-32

    XC6SLX25T-CSG324

    Abstract: SPARTAN-6 Spartan-6 FPGA UG386 spartan ucf file 6 SPARTAN-6 GTP UG672 spartan 6 "network interface cards" xc6slx25tcsg324
    Text: v LogiCORE IP Spartan-6 FPGA Integrated Endpoint Block v2.4 for PCI Express DS801 January 18, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Spartan -6 FPGA Integrated Endpoint Block for PCI Express® core is a highbandwidth, scalable, and reliable serial interconnect


    Original     		PDF DS801 XC6SLX25T-CSG324 SPARTAN-6 Spartan-6 FPGA UG386 spartan ucf file 6 SPARTAN-6 GTP UG672 spartan 6 "network interface cards" xc6slx25tcsg324