Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CRC LTE Search Results

    CRC LTE Result Highlights (6)

    Part ECAD Model Manufacturer Description Download Buy
    RA7297- Coilcraft Inc LTE choke, ferrite core, 5% tol, SMT, RoHS, halogen-free Visit Coilcraft Inc
    RA7302- Coilcraft Inc LTE choke, ferrite core, 5% tol, SMT, RoHS, halogen-free Visit Coilcraft Inc
    RA7297-AE Coilcraft Inc LTE choke, ferrite core, 5% tol, SMT, RoHS, halogen-free Visit Coilcraft Inc
    RA7302-AE Coilcraft Inc LTE choke, ferrite core, 5% tol, SMT, RoHS, halogen-free Visit Coilcraft Inc
    RA7296- Coilcraft Inc LTE choke, ferrite core, 5% tol, SMT, RoHS, halogen-free Visit Coilcraft Inc
    RA7301- Coilcraft Inc LTE choke, ferrite core, 5% tol, SMT, RoHS, halogen-free Visit Coilcraft Inc

    CRC LTE Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: E1Fx8 Device 8-Channel E1 Framer TXC-03109 FEATURES DESCRIPTION • Eight-channel offline framer supports standard and frame hold-off frame alignment with CRC-4 multiframe check, selectable out of frame criteria and change of frame alignment alarm, plus transparent non-framing mode


    Original     		PDF TXC-03109

    SI11-0

    Abstract: a9na
    Text: E1Fx8 Device 8-Channel E1 Framer TXC-03109 DATA SHEET DESCRIPTION • Eight-channel offline framer supports standard and frame hold-off frame alignment with CRC-4 multiframe check, selectable out of frame criteria and change of frame alignment alarm, plus transparent non-framing mode


    Original     		PDF TXC-03109 TXC-03109-MB SI11-0 a9na

    TSC 232 CPE

    Abstract: RS -12V SDS RELAY RS -24V SDS RELAY RSL -12V SDS RELAY univac DS1 frame synchronization CMI 1990 MS NAS DC standards parts cross reference coded mark inversion 1990 mtbf slc TCP 8026
    Text: Philips Semiconductors Acronyms Networking acronyms A B ATM Adaptation Layer, two sublayers concerned with segmenting large PDUs into ATM cells; type 1 = CBR, 2 = VBR. See also SAR. B Bearer channel, a DS–0 for user trafrlc. BCC Block Check Code, a CRC or similarly calculated number


    Original     		PDF

    RFID pcb antenna 13.56MHz

    Abstract: HF RFID loop antenna design RFID loop antenna 13.56MHz RFID loop antenna RFID pcb antenna 13.56MHz transponder RFID antenna 13.56MHz RFID loop antenna 13.56MHz coil RFID loop antenna design RFID pcb 13.56MHz transponder HT672B
    Text: HT672B 13.56MHz RFID Transponder Features • Wide range operating voltage · 13.56MHz carrier frequency · Batteryless RF transponder · Output data baud rate: 10kbps at VDD=3V · Data transmission in read-only operation · PWM/ASK modulation · 6-bits sync + 32-bits data + 8-bits CRC


    Original     		PDF HT672B 56MHz 10kbps 32-bits RFID pcb antenna 13.56MHz HF RFID loop antenna design RFID loop antenna 13.56MHz RFID loop antenna RFID pcb antenna 13.56MHz transponder RFID antenna 13.56MHz RFID loop antenna 13.56MHz coil RFID loop antenna design RFID pcb 13.56MHz transponder HT672B

    RFID pcb antenna 13.56MHz

    Abstract: RFID loop antenna 13.56MHz HF RFID loop antenna design RFID pcb antenna 13.56MHz transponder PWM IC 8-PIN DIP rf id reader RFID loop antenna 13.56MHz coil RFID antenna 13.56MHz RFID loop antenna RFID pcb 13.56MHz transponder
    Text: HT672B 13.56MHz RFID Transponder Features • Wide range operating voltage · Output data baud rate: 10kbps at VDD=3V · Batteryless RF transponder · PWM/ASK modulation · Data transmission in read-only operation · Built-in voltage limiter · 6-bits sync + 32-bits data + 8-bits CRC


    Original     		PDF HT672B 56MHz 10kbps 32-bits RFID pcb antenna 13.56MHz RFID loop antenna 13.56MHz HF RFID loop antenna design RFID pcb antenna 13.56MHz transponder PWM IC 8-PIN DIP rf id reader RFID loop antenna 13.56MHz coil RFID antenna 13.56MHz RFID loop antenna RFID pcb 13.56MHz transponder

    Turbo decoder Xilinx

    Abstract: xilinx lte TURBO decoder CRC lte TB lte LTE uplink XMP024 turbo decoder automatic repeat request redundancy version
    Text: LTE UL Channel Decoder v2.0 XMP024 June 24, 2009 Product Brief Introduction The Xilinx LTE UL Channel Decoder core provides designers with an LTE Uplink Channel Decoding block for the 3GPP TS 36.212 v8.5.0 Multiplexing and Channel Coding specification. The following functions are supported by the core:


    Original     		PDF XMP024 Turbo decoder Xilinx xilinx lte TURBO decoder CRC lte TB lte LTE uplink turbo decoder automatic repeat request redundancy version

    bch verilog code

    Abstract: vhdl code CRC for lte vhdl code lte ds699 xilinx vhdl codes CRC24 vhdl convolution coding redundancy version Xilinx ISE Design Suite LTE DL Channel Encoder
    Text: LogiCORE IP LTE DL Channel Encoder v2.1 XMP023 January 18, 2012 Product Brief Introduction LogiCORE IP Facts Table The Xilinx LogiCORE IP LTE DL Channel Encoder core provides designers with an LTE Downlink Channel Encoding block for the 3GPP TS 36.212 v9.0.0


    Original     		PDF XMP023 ZynqTM-7000, bch verilog code vhdl code CRC for lte vhdl code lte ds699 xilinx vhdl codes CRC24 vhdl convolution coding redundancy version Xilinx ISE Design Suite LTE DL Channel Encoder

    turbo encoder design using xilinx

    Abstract: CRC24 lte turbo encoder LTE DL Channel Encoder lte xilinx turbo convolution encoder CRC lte CRC-24 CRC16 XMP023
    Text: LTE DL Channel Encoder v2.0 XMP023 April 24, 2009 Product Brief Introduction The Xilinx LTE DL Channel Encoder core provides designers with an LTE Downlink Channel Encoding block for the 3GPP TS 36.212 v8.4.0 Multiplexing and channel coding specification.


    Original     		PDF XMP023 16-bit turbo encoder design using xilinx CRC24 lte turbo encoder LTE DL Channel Encoder lte xilinx turbo convolution encoder CRC lte CRC-24 CRC16

    lte RF Transceiver MIMO 2x2

    Abstract: lte turbo encoder Mimo Channel Estimation for FPGA 4x4 mimo channel equalization MIMO lte RF Transceiver umts turbo encoder IFFT mimo HARQ MIMO
    Text: Reduce System Cost, Power, and Size Designing Base Transceiver Station BTS Channel Cards with Transceiver FPGAs and ASICs Low total system cost, scalable form factor, low power consumption, programmability—all are key requirements for reducing both capital and operating expenses for Long Term Evolution (LTE) basestations. To meet these mandates—


    Original     		PDF 40-nm SS-01053-3 lte RF Transceiver MIMO 2x2 lte turbo encoder Mimo Channel Estimation for FPGA 4x4 mimo channel equalization MIMO lte RF Transceiver umts turbo encoder IFFT mimo HARQ MIMO

    vhdl code for lte turbo decoder

    Abstract: vhdl code for lte turbo turbo codes matlab code LTE turbo codes matlab simulation program CRC24A CRC matlab vogt x7 lte turbo encoder vhdl code CRC for lte vogt x9
    Text: AN 505: 3GPP LTE Turbo Reference Design AN-505-2.0 January 2010 The Altera 3GPP LTE Turbo Reference Design demonstrates using Turbo codes for encoding with trellis termination support, and forward error correction FEC decoding with early termination support. The reference design is suitable for 3GPP


    Original     		PDF AN-505-2 vhdl code for lte turbo decoder vhdl code for lte turbo turbo codes matlab code LTE turbo codes matlab simulation program CRC24A CRC matlab vogt x7 lte turbo encoder vhdl code CRC for lte vogt x9

    VOGT K3

    Abstract: vogt k4
    Text: 3GPP LTE Turbo Reference Design 3GPP LTE Turbo Reference Design AN-505-2.1 Application Note The Altera 3GPP LTE Turbo Reference Design demonstrates using Turbo codes for encoding with trellis termination support, and forward error correction FEC decoding with early termination support. The reference design is suitable for 3GPP


    Original     		PDF AN-505-2 VOGT K3 vogt k4

    Untitled

    Abstract: No abstract text available
    Text: • MITEL 1 b5*-H37D 0QÜ7Ô37 TT3 ■ M I T C MH89790B CEPT PCM 30/CRC-4 Framer & Interface ST-BUS" FAM ILY Preliminary Inform ation vj^w.v^w.vJXv/wMVAV.v/.'.v^y.v.v.v.v Features • Complete primary rate 2048 kbit/s CEPT transceiver with CRC-4 option.


    OCR Scan     		PDF -H37D MH89790B 30/CRC-4 32pts

    Untitled

    Abstract: No abstract text available
    Text: , ST-BUS- FAMILY MH89790B CEPT PCM 30/CRC-4 Framer & Interface Preliminary Information •V H T fcL 9161-002-137-NA Features • Complete primary rate 2048 kbit/s CEPT transceiver with CRC-4 option • Selectable HDB3 or AMI line code • Two frame elastic buffer with 32/zs jitter buffer


    OCR Scan     		PDF MH89790B 30/CRC-4 9161-002-137-NA 32/zs MH89790

    HT 8870

    Abstract: MH89790 MB601 MT8952 MT8979 MT8980 siemens N30 m33 ferrite AMI siemens
    Text: MITEL* MH89790 CEPT PCM 30/CRC-4 Framer & Interface ST-BUS" FAM ILY Preliminary Information 9 1 6 T -0 0 2 -0 8 0 -N A Features Com plete primary rate 2048 kbit/s CEPT transceiver with CRC-4 option. Selectable HDB3 or A M I line code. Tx and Rx fram e and multiframe


    OCR Scan     		PDF MH89790 30/CRC-4 916T-002-080-NA 32/isec 1to15 HT 8870 MB601 MT8952 MT8979 MT8980 siemens N30 m33 ferrite AMI siemens

    Untitled

    Abstract: No abstract text available
    Text: MITEL* MH89790 CEPT PCM 30/CRC-4 Framer & Interface ST -B U S" F A M IL Y Prelim inary In fo rm a tio n 9161-002-080-N A ISSUE 4 Features Pin Connections Com plete prim ary rate 2048 kbit/s CEPT transceiver w ith CRC-4 option. Selectable HDB3 or A M I line code.


    OCR Scan     		PDF MH89790 30/CRC-4 9161-002-080-N

    8271 Floppy Disk Controller

    Abstract: intel 8271 FDC 8271 GA21-9176-0 8271-6 TPS 1028 20MS MCS-80 MCS-85 8257 DMA controller
    Text: in t e i 8271/ 8271-6 PROGRAMMABLE FLOPPY DISK CONTROLLER • IBM 3740 Soft Sectored Format Compatible ■ Internal CRC Generation and Checking ■ Programmable Record Lengths ■ Programmable Step Rate, Settle-Time, Head Load Time, Head Unload Index Count


    OCR Scan     		PDF MCS-80â MCS-85â AFN-00223B AFN-00223B 8271 Floppy Disk Controller intel 8271 FDC 8271 GA21-9176-0 8271-6 TPS 1028 20MS MCS-80 MCS-85 8257 DMA controller

    BIT 3715

    Abstract: WD1003 wd10c22 WD42C22C 42c22a
    Text: WD42C22C INTRODUCTION 1.0 INTRODUCTION Western Digital’s WD42C22C integrates a high performance, low cost W inchester formatter/con­ troller, host interface, a b uffer m anager, and CRC/ECC generator/checker in a single 84-pin LSI device. Operating from a single +5V power


    OCR Scan     		PDF WD42C22C WD42C22C 84-pin D42C22C WD42C22C, BIT 3715 WD1003 wd10c22 42c22a

    wd42c22a

    Abstract: wd1003 42c22a WD1006 tbr 3516 WD10C22B WD1010 WD42C22C ESDI controller wd10c22
    Text: WD42C22C INTRODUCTION 1.0 INTRODUCTION W estern Digital’s W D42C22C integrates a high performance, low cost Winchester formatter/con­ troller, host interface, a buffer manager, and CRC/ECC generator/checker in a single 84-pin LSI device. Operating from a single +5V power


    OCR Scan     		PDF WD42C22C WD42C22C 84-pin WD42C22C. wd42c22a wd1003 42c22a WD1006 tbr 3516 WD10C22B WD1010 ESDI controller wd10c22

    telephone main distribution frame

    Abstract: RJ48 pin out APDU spec mcl plp
    Text: Philips Semiconductors Acronyms Networking acronyms A B ATM Adaptation Layer, two sublayers concerned with segmenting large PDUs into ATM cells; type 1 = CBR, 2 = VBR. See also SAR. B Bearer channel, a D S-0 for user trafrlc. BCC Block Check Code, a CRC or similarly calculated number


    OCR Scan     		PDF

    TIC147

    Abstract: No abstract text available
    Text: E1 Fx8 Device a n 8-Channel E1 Framer TXC-03109 X-S w i t c h DATA SHEET PRODUCT PREVIEW DESCRIPTION FEATURES Eight-channel offline framer supports standard and frame hold-off frame alignment with CRC-4 multiframe check, selectable out of frame criteria and change of frame


    OCR Scan     		PDF TXC-03109 TXC-06103, TXC-06112, PHAST-12 STS-12 TXC-06125, PREVIEWTXC-03Ã 09-MB TIC147

    SEEQ 8001

    Abstract: JI 3009-2 SEEQ EDLC 8001-t data sheet IC 7432 IC 7217 Unit COUNTER IC TTL 7432 7432 encoder 8253 programme able interface ic 7432 encoder
    Text: 8001 EDLC ETHERNET DATA LINK CONTROLLER PRELIMINARY DATA SHEET DECEMBER 1982 Features Description • 100% Ethernet Compatible ■ 10 MHz Serial/Parallel Conversion ■ Preamble Generation and Removal ■ Automatic 32-Bit FCS CRC Generation and The SEEQ E thernet Data L in k C o n tro lle r (E D L C ) is


    OCR Scan     		PDF 32-Bit 200060/30K/1182 SEEQ 8001 JI 3009-2 SEEQ EDLC 8001-t data sheet IC 7432 IC 7217 Unit COUNTER IC TTL 7432 7432 encoder 8253 programme able interface ic 7432 encoder

    Untitled

    Abstract: No abstract text available
    Text: MITEL SEMICONDUCTOR 12E D | MITEL. b2Mcl370 □D0S2M2 =i | MT8979 CEPT PCM 30 Digital Trunk Interface ST-BUS F A M IL Y T - 7 S - U - & P relim inary In fo rm a tio n m Features Pin Connections • Single chip primary rate 2048 kbit/s CEPT transceiver w ith CRC-4 option.


    OCR Scan     		PDF b2Mcl370 MT8979 9161-002-087-NA

    CRC 9401

    Abstract: 9401DC CRC-16 pin CRC-16 CRC-12 polynomials 9401 h
    Text: 9401 CRC GENERATOR/CHECKER F A IR C H IL D T T L M A C R O L O G IC D E S C R IP T IO N - The 9401 Cycle Redundancy Check C R C Generator/Checker provides an advanced to o l fo r implementing the most w idely used error detection scheme in serial digital data handling systems. A 3-bit control input selects one-of-eight generator poly­


    OCR Scan     		PDF CRC-16 CRC 9401 9401DC CRC-16 pin CRC-12 polynomials 9401 h

    DS2505

    Abstract: No abstract text available
    Text: DALLAS SEMICONDUCTOR FEATURES DS2505 16K bit Add-Only Memory PIN ASSIGNMENT • 16384 bits Electrically Program mable Read Only M em ory EPROM com m unicates with the econom y of one signal plus ground TO -92 TSOC PACKAGE • Unique, fa cto ry-la se re d and tested 6 4 -b it registra­


    OCR Scan     		PDF DS2505 DS2505