Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CONFIG Search Results

    CONFIG Result Highlights (6)

    Part ECAD Model Manufacturer Description Download Buy
    ADP5586ACBZ-03-R7 Analog Devices Default Configuration, Alterna Visit Analog Devices Buy
    LTC3208EUH#PBF Analog Devices Hi C Sftwr Config Multidisplay Visit Analog Devices Buy
    LTC3208EUH#TRPBF Analog Devices Hi C Sftwr Config Multidisplay Visit Analog Devices Buy
    ADA4530-1R-EBZ-BUF Analog Devices Eval Board Buffer Config for 8 Visit Analog Devices Buy
    LTC3675EUFF#TRPBF Analog Devices 7-Ch Config Hi Pwr PMIC Visit Analog Devices Buy
    LTC3675EUFF-1#PBF Analog Devices 7-Ch Config Hi Pwr PMIC Visit Analog Devices Buy
    SF Impression Pixel

    CONFIG Price and Stock

    3M Interconnect 9836 CONFIG

    3M MEDICAL TAPE 9836, SINGLE SID
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 9836 CONFIG Bulk 9
    • 1 -
    • 10 $997.08777
    • 100 $997.08777
    • 1000 $997.08777
    • 10000 $997.08777
    		Buy Now

    3M Interconnect 130C-CONFIG

    SCOTCHLINERLESS RUBBER SPLICING
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 130C-CONFIG Bulk
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    3M Interconnect 1039 VAR CONFIG

    FILAMENT-REINFORCED ELECTRICAL T
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 1039 VAR CONFIG Bulk
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    3M Interconnect RP+230GF-CONFIG

    TAPE DBL SIDED GRAY
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey RP+230GF-CONFIG Bulk
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    3M Interconnect 1046 VAR CONFIG

    FILAMENT-REINFORCED ELECTRICAL T
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 1046 VAR CONFIG Bulk
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Find more CONFIG price and stock on Findchips.com

    CONFIG Datasheets (15)

    Part ECAD Model Manufacturer Description Curated Type PDF
    Configuration Altera Altera Programming Hardware Data Sheet Original PDF
    Configuration Altera AN 33: Configuring FLEX 8000 Devices Original PDF
    Configuration Altera ByteBlasterMV Parallel Port Download Cable Data Sheet Original PDF
    Configuration Altera Figure 43 Design File for Configuring FLEX 10K & FLEX 6000 (37 KB) Original PDF
    Configuration Altera Sharp LHF16J061 Data Sheet Original PDF
    Configuration Altera Figure 43 Design File for Configuring APEX 20K (43 KB) Original PDF
    Configuration Altera ByteBlaster Parallel Port Download Cable Data Sheet Original PDF
    Configuration Altera AN 116: Configuring SRAM-Based LUT Devices Original PDF
    Configuration Altera AN 38: Configuring Multiple FLEX 8000 Devices Original PDF
    Configuration Altera AN 122: Using Jam STAPL for ISP & ICR via an Embedded Processor Original PDF
    Configuration Altera EPC16 Configuration Device Data Sheet Original PDF
    Configuration Altera Altera Device Package Information Data Sheet Original PDF
    Configuration Altera Configuration Devices for ACEX, APEX, FLEX & Mercury Devices Data Sheet Original PDF
    Configuration Altera MasterBlaster Serial-USB Communications Cable Data Sheet Original PDF
    Configuration Altera Configuring PLDs with FLASH Memory Original PDF

    CONFIG Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: 54AC11032, 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATES TI0060— D2957, JULY 1987— REVISED MARCH 1990 54A C 11032 . . . J PACKAGE 74A C 11032 . . . D OR N PACKAGE • Flow-Through Architecture to Optimize PCB Layout TOP VIEW • Center-Pin V c c and GND Configurations to


    OCR Scan     		PDF 54AC11032, 74AC11032 TI0060-- D2957, 500-mA 300-mil 54AC11032

    Untitled

    Abstract: No abstract text available
    Text: 54AC11021,74AC11021 DUAL 4-INPUT POSITIVE-AND GATES _ D2957. JULY 1987 - REVISED APRIL 1993 54AC11021 . . . J PACKAGE 74AC11021 . . . D OR N PACKAGE TOP VIEW * Flow-Through Architecture Optimizes PCB Layout * Center-Pin Vcc and GND Configurations


    OCR Scan     		PDF 54AC11021 74AC11021 D2957. 500-mA 300-mll

    Untitled

    Abstract: No abstract text available
    Text: 54AC11002, 74AC11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES D2957, JUNE 1987 - REVISED APRIL 1993 54AC11002 . . . J PACKAGE 74AC11002 . . . D OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin Vcc and GND Configuration Minimizes High-Speed Switching Noise


    OCR Scan     		PDF 54AC11002, 74AC11002 D2957, 500-mA 300-mil 54AC11002

    Untitled

    Abstract: No abstract text available
    Text: 54ACT11002,74ACT11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES SCAS003A - D2957, JUNE 1987 - REVISED APRIL 1993 Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-PIn V^c and GND Configurations Minimize High-Speed Switching Noise


    OCR Scan     		PDF 54ACT11002 74ACT11002 SCAS003A D2957, 500-mA 300-mll

    Untitled

    Abstract: No abstract text available
    Text: S E M I C O N D U C T O R , AND NETWORKING Section 2 - Data Sheets Data Sheets COMPUTING I N C GA1000 Custom Clock Generator. 2-3 GA1085 11-Output Configurable Clock B uffe r. 2-19


    OCR Scan     		PDF GA1000 GA1085 11-Output GA1086 GA1087 GA1088 GA1110E

    D2957

    Abstract: No abstract text available
    Text: 54AC11241, 74AC11241 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS I_ • ■ I I I D2957, JULY 1987-R E V IS E D APRIL 1993 * 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers * Flow-Through Architecture Optimizes PCB Layout * Center-Pin Vcc and GND Configurations


    OCR Scan     		PDF 500-mA 300-mll AC11240 AC11244, D2957

    74AC11520

    Abstract: No abstract text available
    Text: 54AC11520,74AC11520 8-BIT IDENTITY COMPARATORS D2957, JULY 1987 - REVISED APRIL 1993 54AC11520 . . . J PACKAGE 74AC11S20. . . DW OR N PACKAGE TOP VIEW Compares TVvo 8-Bit Words Flow-Through Architecture Optimizes PCB Layout Center-PIn Vcc and GND Configurations


    OCR Scan     		PDF 54AC11520 74AC11520 D2957, 500-mA 300-mil 54AC11520 74AC11S20.

    2a117

    Abstract: No abstract text available
    Text: 54AC11158, 74AC11158 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS TI010&— D 2957 JULY 1969— REVISED MARCH 1990 Flow-Through Architecture to Optimize PCB Layout 54AC11158 . . . J PACKAGE 74AC11158 . . . DW OR N PACKAGE TOP VIEW Center-Pin V c c and GND Configurations to


    OCR Scan     		PDF 54AC11158, 74AC11158 TI010 500-mA 300-mil 54AC11158 74AC11158 2a117

    2N404

    Abstract: MPS404 2n404a a5t404
    Text: TYPES A5T404, A5T404A, A8T404, A8T404A P-N-P SILICON TRANSISTORS _B U L L E T I N N O . O L -S 7 3 1 1 9 7 9 , M A R C H 1973 SILECTt TRANSISTORS* FOR LOW-COST REPLACEMENT OF GERMANIUM 2N404, 2N404A • A5T404, A5T404A Have Standard TO-18 100-mil Pin-Circle Configuration


    OCR Scan     		PDF A5T404, A5T404A, A8T404, A8T404A 2N404, 2N404A A5T404A 100-mil 2N404 MPS404 2n404a a5t404

    Untitled

    Abstract: No abstract text available
    Text: 74ACT11132 QUADRUPLE POSITIVE-NAND GATE WITH SCHMITT-TRIGGER INPUTS SCAS177 - D3974, JANUARY 1992 - REVISED APRIL 1993 Inputs Are TTL-Voltage Compatible Center-Pin V^c and GND Pin Configurations Minimize High-Speed Switching Noise EP/C Enhanced-Performance Implanted


    OCR Scan     		PDF 74ACT11132 SCAS177 D3974, 500-mA 300-mll foCAS177

    Untitled

    Abstract: No abstract text available
    Text: 54AC 11004, 74AC11004 HEX INVERTERS TI0044— D2957, FEBRUARY 1068— REVISED M ARCH 1990 54AC11004 . . . J PACKAGE 74AC11004 . . . DW OR N PACKAGE • Flow-Through Architecture to Optimize PCB Layout TOP VIEW • Center-Pin Vq c and GND Configurations to


    OCR Scan     		PDF 74AC11004 TI0044-- D2957, 500-mA 300-mil 54AC11004 74AC11004

    TLP570

    Abstract: tlp371
    Text: F7 Typa No. Pin Configuration TLP371 TLP372 Features CTR % eiF Min. im A l V c e c d (V) Safety Standard (Note 2) (V) BVs (Vrms) 100 300 5,000 O 1.2 100 35 2,500 o 1.2 100 300 5,000 o eie Max. (mA) 1,000 1.2 1,000 1,000 VCEO UL TClV VDE BSI High V ceo (300V)


    OCR Scan     		PDF TLP371 TLP372 TLP570 TLP571 TLP627 TLP627-2 TLP627-3 TLP627-4 TLP570 tlp371

    TI009

    Abstract: No abstract text available
    Text: 54AC11643, 74AC 11643 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS T I0095— D2957, JU LY 1987— REVISED MARCH 1990 Flow-Through Architecture to Optimize PCB Layout 54AC11643 . . . JT PACKAGE 74AC11643 . . . DW OR NT PACKAGE TOP VIEW Center-Pin V c c and GND Configurations to


    OCR Scan     		PDF 54AC11643, I0095-- D2957, 500-mA 300-mil 54AC11643 74AC11643 TI009

    RAV 14202

    Abstract: TMS320C26
    Text: SMJ320C26 DIGITAL SIGNAL PROCESSOR 68-P IN GB PIN G R ID A R R A Y C E R A M IC P A C K A G E t TO P V IE W 100-ns Instruction Cycle Time 1568 Words of Configurable On-Chip Data/Program RAM 1 2 3 4 5 6 7 6 9 10 11 256 Words of On-Chip Program ROM 128k Words of Data/Program Space


    OCR Scan     		PDF SMJ320C26 100-ns SMJ320C25 16-Bit 32-Bit RAV 14202 TMS320C26

    D2957

    Abstract: 1987-REVISEDAPRIL
    Text: 54ACT11030,74ACT11030 8-INPUT POSITIVE-NAND GATES _ D2957. MARCH 1987-REVISEDAPRIL 1993 Inputs Are TTL*Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-PIn V^c and GNO Configurations Minimize High-Speed Switching Noise EPIC Enhanced-Perlormance Implanted


    OCR Scan     		PDF 54ACT11030 74ACT11030 D2957. 1987-REVISEDAPRIL 500-mA 300-mll D2957, D2957

    74AC108

    Abstract: so 54 t 74AC11066
    Text: 54AC11086, 74AC11086 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES TI0152— D3375, N O VEM BER 1989 • Flow-Through Architecture to Optimize PCB Layout 54AC11086 . . . J PACKAGE 74AC11086 . . . D OR N PACKAGE TOP VIEW • Center-Pin Vqc and GND Configurations to


    OCR Scan     		PDF 54AC11086, 74AC11086 TI0152-- D3375, 500-mA 300-mil 74AC108 so 54 t 74AC11066

    Untitled

    Abstract: No abstract text available
    Text: PAL20L8A, PAL20R4A, PAL20R6A, PAL20R8A STANDARD HIGH-SPEED PAL CIRCUITS D 2 7 0 6 , DEC EM BE R 1 9 8 2 - R E V IS E D DEC EM BE R 1 9 8 7 PAL20L8' M SUFFIX . . . JW PACKAGE C SUFFIX . . . JW OR NT PACKAGE Standard High Speed 25 ns PAL Family • Choice of Input/Output Configuration


    OCR Scan     		PDF PAL20L8A, PAL20R4A, PAL20R6A, PAL20R8A 300-mil 600-mil 13-state PAL20L8' AL20L8A

    74690

    Abstract: 74692 8Q21
    Text: TFyAi TNSTR LOGIC T EX A S I N S T R { L O G I C ! 1 1 91D 74690 D T-5£-0? D E | 0 ^ 1 7 2 3 DD74h1G 5 1 ~ SN 74 A S 18 2 3 9-BIT BUS INTER FA CE FLIP-FLUPS WITH 3-STATE OUTPUTS APRIL 1 9 8 7 NT PACKAGE Center V q c ar|d GND Configuration Provides Minimum Lead Inductance in High


    OCR Scan     		PDF DD74h1G AS823 SN74AS1823 0074bT3 SDAS126 74690 74692 8Q21

    Untitled

    Abstract: No abstract text available
    Text: CDC536 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS378-APRIL 1994 ' Low Output Skew for Clock-Distribution and Clock-Generation Applications DL PACKAGE TOP VIEW * Operates at 3.3-V Vcc u ’ Distributes One Clock Input to Six Outputs ' One Select Input Configures Up to Three


    OCR Scan     		PDF CDC536 SCAS378-APRIL Dis536 PLH22 PLH23 PLH24

    sn74as306

    Abstract: No abstract text available
    Text: SN74AS305 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER D3SM, JUNE 1990 - REVISED SEPTEMBER 1990 Maximum Output Skew of 1 ns D OR N PACKAGE {TOP VIEW Maximum Pulse Skew of 1 n* 03 [ Center Pin Vcc and GND Configurations Minimize High-Speed Switching Noise U 04 [ 2


    OCR Scan     		PDF SN74AS305 300-mil sn74as306

    Untitled

    Abstract: No abstract text available
    Text: TOSHIBA TC4W53F/FU TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC4W53F, TC4W53FU 2-CHANNEL MULTIPLEXER / DEMALTIPLEXER The TC4W53 is multiplexer with capabilities of selection and mixture of analog signal and digital signal. TC4W53F has 2 channel configuration.


    OCR Scan     		PDF TC4W53F/FU TC4W53F, TC4W53FU TC4W53 TC4W53F 20og1 20ogig- -50dB

    Untitled

    Abstract: No abstract text available
    Text: SN74AS305 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER D3596, JUNE 1990 D OR N PACKAGE CTOP VIEW Maximum Output Skew of 1 ns Maximum Pulse Skew of 1 ns Center Pin Vc c and GND Configurations Minimize High-Speed Switching Noise Package Options Include Plastic “Small


    OCR Scan     		PDF SN74AS305 D3596, 300-mil

    SBP 9900

    Abstract: SBP9989
    Text: SBP 9960 SBP9960 PR O G R A M M A B LE CRU I/O EXPANDER 1.0 INTRODUCTION 1.1 GENERAL DESCRIPTION The SBP 9960 Programmable CRU I/O Expander is a ruggedized m onolithic software-configurable input/output device fabricated w ith oxide separated Integrated Injection Logic |2 l technology. The


    OCR Scan     		PDF SBP9960 //77/7X 28-PIN SBP 9900 SBP9989

    PD4A

    Abstract: No abstract text available
    Text: _ bq3285 UIMITRODE- Real-Time Clock RTC Features >• Direct clock/calendar replace­ ment for IBM AT-compatible computers and other applications >- Functionally compatible with the DS1285 ~ Closely matches MC146818A pin configuration >• 114 bytes of general nonvolatile


    OCR Scan     		PDF bq3285 24-hour 24-pin DS1285 MC146818A bq3285 PD4A