Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CMOS XNOR GATES Search Results

    CMOS XNOR GATES Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TLP5702H Toshiba Electronic Devices & Storage Corporation Photocoupler (Gate Driver Coupler), High-Topr / IGBT driver, 5000 Vrms, SO6L Visit Toshiba Electronic Devices & Storage Corporation
    TLP5705H Toshiba Electronic Devices & Storage Corporation Photocoupler (Gate Driver Coupler), High-Topr / IGBT driver, 5000 Vrms, SO6L Visit Toshiba Electronic Devices & Storage Corporation
    TB67H481FTG Toshiba Electronic Devices & Storage Corporation Stepping and Brushed Motor Driver /Bipolar Type / Vout(V)=50 / Iout(A)=3.0 / IN input type / VQFN32 Visit Toshiba Electronic Devices & Storage Corporation
    GT30J110SRA Toshiba Electronic Devices & Storage Corporation IGBT, 1100 V, 60 A, Built-in Diodes, TO-3P(N) Visit Toshiba Electronic Devices & Storage Corporation
    7UL2T125FK Toshiba Electronic Devices & Storage Corporation One-Gate Logic(L-MOS), Buffer, SOT-765 (US8), -40 to 85 degC Visit Toshiba Electronic Devices & Storage Corporation

    CMOS XNOR GATES Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    TRANSISTOR SMD MARKING CODE WM

    Abstract: No abstract text available
    Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA Product Preview MC74LCX810 Low-Voltage CMOS Quad 2-Input XNOR Gate With 5V-Tolerant Inputs The MC74LCX810 is a high performance, quad 2–input XNOR gate operating from a 2.7 to 3.6V supply. High impedance TTL compatible


    Original     		PDF MC74LCX810 MC74LCX810 BR1339 TRANSISTOR SMD MARKING CODE WM

    XOR Gates

    Abstract: 8 bit XOR Gates 4 input, 4 D flip-flops 2-bit adder layout schematic XOR Gates TTL ALU of 4 bit adder and subtractor ALU of 4 bit adder and subtractor CMOS XNOR Gates Nand gate Crystal Oscillator high frequency tristate xnor gate
    Text: Standard Cell General Features • • • • • 0.8µm single poly, double metal CMOS technology Operating voltage 5V/3V Propagation delay of 2-input NAND with fanout=2 – 0.3ns for 5V high performance – 0.5ns for 5V high density – 0.5ns for 3V high performance


    Original     		PDF 64words 64bits/word 32bits/word 64words 128words 32Kbits 128bits 128Kbits XOR Gates 8 bit XOR Gates 4 input, 4 D flip-flops 2-bit adder layout schematic XOR Gates TTL ALU of 4 bit adder and subtractor ALU of 4 bit adder and subtractor CMOS XNOR Gates Nand gate Crystal Oscillator high frequency tristate xnor gate

    schematic of TTL XOR Gates

    Abstract: TTL XOR Gates ttl 2-bit half adder cmos XOR Gates schematic XOR Gates xnor ttl ALU of 4 bit adder and subtractor "XOR Gates" XNOR GATE cmos gate nand nor xor
    Text: 0.8µm Standard Cell General Features • • • • 0.8µm single poly, double metal CMOS technology Operating voltage: 5V/3V Propagation delay of 2-input NAND with fanout=2 – 0.3ns for 5V high performance – 0.5ns for 5V high density – 0.5ns for 3V high performance


    Original     		PDF

    3 input or gates TTL

    Abstract: cmos XOR Gates Nand gate Crystal Oscillator 4-input nand gates ttl XOR GATES "resistor set oscillator" dip TTL XOR Gates 5D208 cmos XOR schmitt trigger toggle nand
    Text: HT3A CMOS Low Cost Gate Array General Features • • • • • • • • 5µm LOVAG CMOS technology Operating voltage: 2.0V~4.8V Input/Output CMOS compatible High noise immunity Six array bases cover the range from 212~890 gates Enhanced reliability


    Original     		PDF HTA3000 HT3A000 HT3A100 HT3A200 HT3A300 HT3A400 3 input or gates TTL cmos XOR Gates Nand gate Crystal Oscillator 4-input nand gates ttl XOR GATES "resistor set oscillator" dip TTL XOR Gates 5D208 cmos XOR schmitt trigger toggle nand

    Verilog code of 1-bit full subtractor

    Abstract: Verilog code "1-bit full subtractor" verilog hdl code for D Flip flop accumulator verilog code for jk flip flop vhdl code for barrel shifter verilog code for 64 bit barrel shifter XOR Gates 5D208 8 BIT ALU design with verilog code full adder using x-OR and NAND gate
    Text: Full Custom Design Expertise • • • • • • • • • • Microcontroller DSP PC peripheral Remote controller Telephone Communications Speech synthesizer Melody/Rhythm Home appliances Hand-held LCD games Process Process Operating Voltage 7.0µm TOCMOS


    Original     		PDF 2V/24V 0V/30V Verilog code of 1-bit full subtractor Verilog code "1-bit full subtractor" verilog hdl code for D Flip flop accumulator verilog code for jk flip flop vhdl code for barrel shifter verilog code for 64 bit barrel shifter XOR Gates 5D208 8 BIT ALU design with verilog code full adder using x-OR and NAND gate

    sn74hc48

    Abstract: SN74HC266N
    Text: SN54HC266, SN74HC266 QUADRUPLE 2ĆINPUT EXCLUSIVEĆNOR GATES WITH OPENĆDRAIN OUTPUTS SCLS135F − DECEMBER 1982 − REVISED AUGUST 2003 D Wide Operating Voltage Range of 2 V to 6 V D High-Current Inverting Outputs Drive Up To 10 LSTTL Loads D Low Power Consumption, 20-µA Max ICC


    Original     		PDF SN54HC266, SN74HC266 SCLS135F SN54HC266 SN74HC266 scyd013 sdyu001x sgyc003d SN74HC4851/HC4852 sn74hc48 SN74HC266N

    CMOS XNOR Gates

    Abstract: 3 input or gates TTL cmos gate nand nor xor cmos XOR Gates cmos XOR schmitt trigger CMOS OR Gates 8 bit XOR Gates and gate ttl gates XOR Gates HT5F084
    Text: HT5D 0.8mm CMOS High Speed Gate Array General Features • · · · · 0.8mm single poly, double metal CMOS technology Sea of gate architecture Operating voltage: 5V Propagation delay 0.3ns for 2-input NAND with fanout=2 Output driving capability – 2mA, 4mA, 8mA, 12mA, 16mA, 20mA,


    Original     		PDF HT5D028 HT5D048 CMOS XNOR Gates 3 input or gates TTL cmos gate nand nor xor cmos XOR Gates cmos XOR schmitt trigger CMOS OR Gates 8 bit XOR Gates and gate ttl gates XOR Gates HT5F084

    cmos XOR schmitt trigger

    Abstract: 5D208 D flip flop 8 bit XOR Gates AOI gate d flip flop 0.8um cmos XOR schmitt trigger CMOS OR Gates delay reset flip flop 5D048
    Text: HT3A COMS Low Cost Gate Array General Features • • • • • • • • 5µm LOVAG CMOS technology Operating voltage 2.0V~4.8V Input/Output CMOS compatible High noise immunity 6 array bases cover the range from 212~890 gates Enhanced reliability All standard package available


    Original     		PDF HTA3000 HT3A000 HT3A100 HT3A200 HT3A300 HT3A400 32DIP 40DIP 48DIP 24Skinny cmos XOR schmitt trigger 5D208 D flip flop 8 bit XOR Gates AOI gate d flip flop 0.8um cmos XOR schmitt trigger CMOS OR Gates delay reset flip flop 5D048

    NC7SV57

    Abstract: NC7SV57L6X NC7SV57P6X NC7SV58 NC7SV58L6X NC7SV58P6X
    Text: Revised June 2002 NC7SV57 • NC7SV58 TinyLogic ULP-A Universal Configurable 2-Input Logic Gates General Description Features The NC7SV57 and NC7SV58 are universal configurable 2-input logic gates from Fairchild’s Ultra Low Power ULP-A Series of TinyLogic. ULP-A is ideal for applications


    Original     		PDF NC7SV57 NC7SV58 NC7SV57 NC7SV58 NC7SV57L6X NC7SV57P6X NC7SV58L6X NC7SV58P6X

    Untitled

    Abstract: No abstract text available
    Text: Revised March 2004 NC7SP57 • NC7SP58 TinyLogic ULP Universal Configurable 2-Input Logic Gates General Description Features The NC7SP57 and the NC7SP58 are Universal Configurable 2-Input Logic Gates from Fairchild’s Ultra Low Power ULP Series of TinyLogic. Ideal for applications


    Original     		PDF NC7SP57 NC7SP58 NC7SP57 NC7SP58

    NC7SV57

    Abstract: NC7SV57P6X NC7SV58 NC7SV58L6X NC7SV58P6X NC7SV57L6X 2-input XOR using 4 2-input NAND gates mark v58 NC7SV57P6
    Text: Revised January 2003 NC7SV57 • NC7SV58 TinyLogic ULP-A Universal Configurable 2-Input Logic Gates General Description Features The NC7SV57 and NC7SV58 are universal configurable 2-input logic gates from Fairchild’s Ultra Low Power ULP-A Series of TinyLogic. ULP-A is ideal for applications that require extreme high speed, high drive and low


    Original     		PDF NC7SV57 NC7SV58 NC7SV57 NC7SV58 NC7SV57P6X NC7SV58L6X NC7SV58P6X NC7SV57L6X 2-input XOR using 4 2-input NAND gates mark v58 NC7SV57P6

    Untitled

    Abstract: No abstract text available
    Text: Revised February 2003 NC7SP57 • NC7SP58 TinyLogic ULP Universal Configurable 2-Input Logic Gates General Description Features The NC7SP57 and the NC7SP58 are Universal Configurable 2-Input Logic Gates from Fairchild’s Ultra Low Power ULP Series of TinyLogic. Ideal for applications


    Original     		PDF NC7SP57 NC7SP58 NC7SP57

    NC7SP57

    Abstract: NC7SP57L6X NC7SP57P6X NC7SP58 NC7SP58L6X NC7SP58P6X
    Text: Preliminary Revised November 2001 NC7SP57 • NC7SP58 TinyLogic ULP Universal Configurable 2-Input Logic Gates Preliminary General Description The NC7SP57 and the NC7SP58 are Universal Configurable 2-Input Logic Gates from Fairchild’s Ultra Low Power (ULP) Series of TinyLogic. Each device is capable


    Original     		PDF NC7SP57 NC7SP58 NC7SP57 NC7SP58 NC7SP57L6X NC7SP57P6X NC7SP58L6X NC7SP58P6X

    NC7SP57

    Abstract: NC7SP57L6X NC7SP57P6X NC7SP58 NC7SP58L6X NC7SP58P6X
    Text: Revised March 2004 NC7SP57 • NC7SP58 TinyLogic ULP Universal Configurable 2-Input Logic Gates General Description Features The NC7SP57 and the NC7SP58 are Universal Configurable 2-Input Logic Gates from Fairchild’s Ultra Low Power ULP Series of TinyLogic. Ideal for applications


    Original     		PDF NC7SP57 NC7SP58 NC7SP57 NC7SP58 NC7SP57L6X NC7SP57P6X NC7SP58L6X NC7SP58P6X

    NC7SP57

    Abstract: NC7SP57L6X NC7SP57P6X NC7SP58 NC7SP58L6X NC7SP58P6X
    Text: Revised June 2002 NC7SP57 • NC7SP58 TinyLogic ULP Universal Configurable 2-Input Logic Gates General Description Features The NC7SP57 and the NC7SP58 are Universal Configurable 2-Input Logic Gates from Fairchild’s Ultra Low Power ULP Series of TinyLogic. Ideal for applications


    Original     		PDF NC7SP57 NC7SP58 NC7SP57 NC7SP58 NC7SP57L6X NC7SP57P6X NC7SP58L6X NC7SP58P6X

    NC7SP57

    Abstract: NC7SP57L6X NC7SP57P6X NC7SP58 NC7SP58L6X NC7SP58P6X
    Text: Revised March 2003 NC7SP57 • NC7SP58 TinyLogic ULP Universal Configurable 2-Input Logic Gates General Description Features The NC7SP57 and the NC7SP58 are Universal Configurable 2-Input Logic Gates from Fairchild’s Ultra Low Power ULP Series of TinyLogic. Ideal for applications


    Original     		PDF NC7SP57 NC7SP58 NC7SP57 NC7SP58 NC7SP57L6X NC7SP57P6X NC7SP58L6X NC7SP58P6X

    Untitled

    Abstract: No abstract text available
    Text: Preliminary Revised October 2001 NC7SP57 • NC7SP58 TinyLogic Universal Configurable 2-Input Logic Gates Preliminary General Description The NC7SP57 and the NC7SP58 are Universal Configurable 2-Input Logic Gates from Fairchild’s Super Low Voltage Series of TinyLogic. Each device is capable of being


    Original     		PDF NC7SP57 NC7SP58 NC7SP57

    NC7SV57

    Abstract: NC7SV57L6X NC7SV57P6X NC7SV58 NC7SV58L6X NC7SV58P6X
    Text: Revised March 2004 NC7SV57 • NC7SV58 TinyLogic ULP-A Universal Configurable 2-Input Logic Gates General Description Features The NC7SV57 and NC7SV58 are universal configurable 2-input logic gates from Fairchild’s Ultra Low Power ULP-A Series of TinyLogic. ULP-A is ideal for applications that require extreme high speed, high drive and low


    Original     		PDF NC7SV57 NC7SV58 NC7SV57 NC7SV58 NC7SV57L6X NC7SV57P6X NC7SV58L6X NC7SV58P6X

    7 bit hamming code

    Abstract: IDT39C60 4 bit parity generator using gates AMD2960 IDT39C60B 39C60 hamming code cd 4847 dl411 IDT74FCT244
    Text: 16-BIT CMOS ERROR DETECTION AND CORRECTION UNIT Integrated Device Technology, Inc. IDT39C60 IDT39C60-1 IDT39C60A IDT39C60B FEATURES: DESCRIPTION: • • The IDT39C60 family are high-speed, low-power, 16-bit Error Detection and Correction Units which generate check­


    OCR Scan     		PDF 16-BIT IDT39C60 IDT39C60-1 IDT39C60A IDT39C60B IDT39C60B: IDT39C60A: IDT39C60-1: IDT39C60: 7 bit hamming code 4 bit parity generator using gates AMD2960 39C60 hamming code cd 4847 dl411 IDT74FCT244

    Untitled

    Abstract: No abstract text available
    Text: 16-BIT CMOS ERROR DETECTION AND CORRECTION UNIT Integrated Device Technology, Inc. IDT39C60 IDT39C60-1 IDT39C60A IDT39C60B FEATURES: DESCRIPTION: • • The IDT39C60 family are high-speed, low-power, 16-bit Error Detection and Correction Units which generate checkbits on a 16-bit data field according to a m odified Hamming


    OCR Scan     		PDF 16-BIT IDT39C60 IDT39C60-1 IDT39C60A IDT39C60B IDT39C60 16-bit IDT39C60S

    Untitled

    Abstract: No abstract text available
    Text: IME D INTEGRATED DEVICE • 4Ö2S771 0003^22 1 ■ 16-BIT CMOS ERROR DETECTION AND CORRECTION UNIT MICROSLICE PRODUCT FEATURES: • • ■ T -¥ £ -/7 Pin-compatible to all versions of the 2960 • Military product available compliant to MIL-STD-883, Class B


    OCR Scan     		PDF 2S771 16-BIT MIL-STD-883, 100mA IDT39C60 39C60-1 39C60A 39C60B IDT39C60A: IDT39C60B:

    AMD2960

    Abstract: 2595D IDT39C60B IDT39C60 AM01B IDT39C60A
    Text: INTEGRATED DEVICE SflE D 4025771 QGl[H3fl 034 • IDT IDT39C60 IDT39C60-1 IDT39C60A IDT39C60B 16-BIT CMOS ERROR DETECTION AND CORRECTION UNIT FEATURES • Standard Military Drawing #5962-88613 available for this function • Low-power CEMOS — Military: 100mA max.


    OCR Scan     		PDF IDT39C60 IDT39C60-1 IDT39C60A IDT39C60B 16-BIT 100mA IDT39C60B: IDT39C60A: T39C60-1: IDT39C60: AMD2960 2595D IDT39C60B AM01B

    Untitled

    Abstract: No abstract text available
    Text: 16-BIT CMOS ERROR DETECTION AND CORRECTION UNIT FEATURES IDT39C60 IDT39C60-1 IDT39C60A IDT39C60B • Standard Military Drawing #5962-88613 available for this function • Low-power CEMOS — Military: 100mA max. — Commercial: 85mA (max.) • Fast — Da1a in to Error Delect


    OCR Scan     		PDF 16-BIT IDT39C60 IDT39C60-1 IDT39C60A IDT39C60B 100mA IDT39C60B: IDT39C60A: T39C60-1: IDT39C60:

    Untitled

    Abstract: No abstract text available
    Text: INTEGRATED DEVICE 3flE D Q *4025771 QOOSGSa 2 S I D T r- HS-17 16-BIT CMOS ERROR DETECTION AND CORRECTION UNIT FEATURES IDT39C60 IDT39C60-1 IDT39C60A IDT39C60B • Standard Military Drawing #5962-88613 available for this function • Low-power CEMOS — Military: 100mA max.


    OCR Scan     		PDF HS-17 16-BIT IDT39C60 IDT39C60-1 IDT39C60A IDT39C60B 100mA IDT39C60B: IDT39C60A: IDT39C60: