military radar 20 pages documentation
Abstract: SN74LVTH373-EP
Text: SN74LVTH373ĆEP 3.3ĆV ABT OCTAL TRANSPARENT DĆTYPE LATCH WITH 3ĆSTATE OUTPUTS SCBS770 − NOVEMBER 2003 D Controlled Baseline D D D D D D D D Bus Hold on Data Inputs Eliminates the − One Assembly/Test Site, One Fabrication Site Enhanced Diminishing Manufacturing
|
Original
|
SN74LVTH373EP
SCBS770
000-V
military radar 20 pages documentation
SN74LVTH373-EP
|
PDF
|
CI 4835 b
Abstract: No abstract text available
Text: SN74AC32ĆEP QUADRUPLE 2ĆINPUT POSITIVEĆOR GATE SCAS720 − OCTOBER 2003 D Controlled Baseline D D D D D 2-V to 6-V VCC Operation D Inputs Accept Voltages to 6 V D Max tpd of 7.5 ns at 5 V − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of
|
Original
|
SN74AC32EP
SCAS720
CI 4835 b
|
PDF
|
cmos testing abstract
Abstract: No abstract text available
Text: SN74ACT1071 10-BIT BUS-TERMINATION ARRAY WITH BUS-HOLD FUNCTION SCAS192 – D3994, MARCH 1992 – REVISED APRIL 1993 • • • • • • • D PACKAGE TOP VIEW Designed to Ensure Defined Voltage Levels on Floating Bus Lines in CMOS Systems Reduces Undershoot and Overshoot
|
Original
|
SN74ACT1071
10-BIT
SCAS192
D3994,
MIL-STD-883C,
scyd013
sdyu001x
sgyc003d
scyb017a
cmos testing abstract
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74BCT757 OCTAL BUFFER/DRIVER WITH OPEN-COLLECTOR OUTPUTS SCBS041D – NOVEMBER 1989 – REVISED NOVEMBER 1993 • • • • DW OR N PACKAGE TOP VIEW BiCMOS Design Significantly Reduces ICCZ ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds
|
Original
|
SN74BCT757
SCBS041D
MIL-STD-883C,
300-mil
sdyu001x
sgyc003d
scyb017a
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AC04ĆEP HEX INVERTER SCAS717 − OCTOBER 2003 D Controlled Baseline D D D D − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of −55°C to 125°C Enhanced Diminishing Manufacturing Sources DMS Support Enhanced Product-Change Notification
|
Original
|
SN74AC04EP
SCAS717
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AC08ĆEP QUADRUPLE 2ĆINPUT POSITIVEĆAND GATE SCAS718 − OCTOBER 2003 D Controlled Baseline D D D D D 2-V to 6-V VCC Operation D Inputs Accept Voltages to 6 V D Max tpd of 7.5 ns at 5 V − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of
|
Original
|
SN74AC08EP
SCAS718
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74HSTL162822 14-BIT TO 28-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH SCES091A – DECEMBER 1996 – REVISED APRIL 1997 D D D D DGG PACKAGE TOP VIEW Member of the Texas Instruments Widebus Family Inputs Meet JEDEC HSTL Standard JESD8-6 All Outputs Have Equivalent 25-Ω Series
|
Original
|
SN74HSTL162822
14-BIT
28-BIT
SCES091A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74HSTL16918 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH SCES096C – APRIL 1997 – REVISED JANUARY 1999 D D D D D DGG PACKAGE TOP VIEW Member of the Texas Instruments Widebus Family Inputs Meet JEDEC HSTL Std JESD 8-6 and Outputs Meet Level III Specifications
|
Original
|
SN74HSTL16918
18-BIT
SCES096C
MIL-STD-883,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74HC02ĆEP QUADRUPLE 2ĆINPUT POSITIVEĆNOR GATE SCLS478A − APRIL 2003 − REVISED JANUARY 2004 D Controlled Baseline D D D D D D D D D D − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of Up To −55°C to 125°C Enhanced Diminishing Manufacturing
|
Original
|
SN74HC02EP
SCLS478A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74HSTL16919 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS SCES348 – MARCH 2001 D D D D D DGG PACKAGE TOP VIEW Member of Texas Instruments’ Widebus Family Inputs Meet JEDEC HSTL Std JESD 8-6, and Outputs Meet Level III Specifications
|
Original
|
SN74HSTL16919
18-BIT
SCES348
000-V
A114-A)
A115-A)
sced006b
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74S1051 12-BIT SCHOTTKY BARRIER DIODE BUS-TERMINATION ARRAY SDLS018B – SEPTEMBER 1990 – REVISED MARCH 2003 D D D D, N, NS, OR PW PACKAGE TOP VIEW Designed to Reduce Reflection Noise Repetitive Peak Forward Current to 200 mA 12-Bit Array Structure Suited for
|
Original
|
SN74S1051
12-BIT
SDLS018B
scyd013
sdyu001x
sgyc003d
scyb017a
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74S1051 12-BIT SCHOTTKY BARRIER DIODE BUS-TERMINATION ARRAY SDLS018B – SEPTEMBER 1990 – REVISED MARCH 2003 D D D D, N, NS, OR PW PACKAGE TOP VIEW Designed to Reduce Reflection Noise Repetitive Peak Forward Current to 200 mA 12-Bit Array Structure Suited for
|
Original
|
SN74S1051
12-BIT
SDLS018B
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCBS052B – JULY 1990 – REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
SCBS052B
MIL-STD-883C
300-mil
scyd013
sdyu001x
sgyc003d
scyb017a
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74ACT1073 16-BIT BUS-TERMINATION ARRAY WITH BUS-HOLD FUNCTION SCAS193A – MARCH 1992 – REVISED NOVEMBER 2002 D D D D D D D D D DW OR NS PACKAGE TOP VIEW Designed to Ensure Defined Voltage Levels on Floating Bus Lines in CMOS Systems 4.5-V to 5.5-V VCC Operation
|
Original
|
SN74ACT1073
16-BIT
SCAS193A
000-V
A114-A)
A115-A)
scyd013
sdyu001x
sgyc003d
scyb017a
|
PDF
|
|
|
transistor data book free
Abstract: transistor data book free download CI 4835 b Cross ReferenceTransistor Book all transistor data sheet book download
Text: SN74TVC3306 DUAL VOLTAGE CLAMP www.ti.com SCDS112C – MARCH 2001 – REVISED MARCH 2005 FEATURES • DCT OR DCU PACKAGE TOP VIEW Designed to Be Used in Voltage-Limiting Applications 3.5-Ω On-State Connection Between Ports A and B Flow-Through Pinout for Ease of Printed
|
Original
|
SN74TVC3306
SCDS112C
000-V
A114-A)
A115-A)
scdm002a
sdyu001x
scyb017a
transistor data book free
transistor data book free download
CI 4835 b
Cross ReferenceTransistor Book
all transistor data sheet book download
|
PDF
|
SZZA046
Abstract: No abstract text available
Text: SN54ALVTHR16245, SN74ALVTHR16245 2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCES075C – JUNE 1996 – REVISED APRIL 2000 D D D D D D D D D D D State-of-the-Art Advanced BiCMOS Technology ABT Widebus Design for 2.5-V and 3.3-V Operation and Low
|
Original
|
SN54ALVTHR16245,
SN74ALVTHR16245
16-BIT
SCES075C
scyd013
SN74ALVTHR16245
scem247b
sdyu001v
scyb017a
scyt126
SZZA046
|
PDF
|
SSTV16857
Abstract: No abstract text available
Text: SN74SSTVF16857 14ĆBIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS SCES411B – AUGUST 2002 – REVISED APRIL 2003 D Member of the Texas Instruments D D D D D D D D D D D D DGG PACKAGE TOP VIEW Widebus Family Operates at 2.3 V to 2.7 V for PC1600,
|
Original
|
SN74SSTVF16857
14BIT
SCES411B
PC1600,
PC2100,
PC2700;
PC3200
SSTV16857
PC2700
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74S1053 16-BIT SCHOTTKY BARRIER DIODE BUS-TERMINATION ARRAY SDLS017A – SEPTEMBER 1990 – REVISED AUGUST 1997 D D D D DW OR N PACKAGE TOP VIEW Designed to Reduce Reflection Noise Repetitive Peak Forward Current to 200 mA 16-Bit Array Structure Suited for
|
Original
|
SN74S1053
16-BIT
SDLS017A
300-mil
sdyu001x
sgyc003d
scyb017a
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74ACT74ĆEP DUAL POSITIVEĆEDGEĆTRIGGERED DĆTYPE FLIPĆFLOP WITH CLEAR AND PRESET SCAS722 − OCTOBER 2003 D Controlled Baseline D D D D − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of −55°C to 125°C Enhanced Diminishing Manufacturing
|
Original
|
SN74ACT74EP
SCAS722
|
PDF
|
SN74AC74-EP
Abstract: No abstract text available
Text: SN74AC74ĆEP DUAL POSITIVEĆEDGEĆTRIGGERED DĆTYPE FLIPĆFLOP WITH CLEAR AND PRESET SCAS721 − OCTOBER 2003 D Controlled Baseline D D D D − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of −55°C to 125°C Enhanced Diminishing Manufacturing
|
Original
|
SN74AC74EP
SCAS721
SN74AC74-EP
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54BCT29827B, SN74BCT29827B 10-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS008C – APRIL 1987 – REVISED NOVEMBER 1993 • • • • • SN54BCT29827B . . . JT OR W PACKAGE SN74BCT29827B . . . DW OR NT PACKAGE TOP VIEW State-of-the-Art BiCMOS Design
|
Original
|
SN54BCT29827B,
SN74BCT29827B
10-BIT
SCBS008C
MIL-STD-883C,
300-mil
SN54BCT29827B
SN74BCT29827B
scyd013
sdyu001x
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74CBT34X245 32-BIT FET BUS SWITCH SCDS089C – MAY 1999 – REVISED MAY 2001 D D D D D D D DBB PACKAGE TOP VIEW Member of Texas Instruments’ Widebus + Family 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels Flow-Through Architecture Optimizes PCB
|
Original
|
SN74CBT34X245
32-BIT
SCDS089C
000-V
A114-A)
A115-A)
|
PDF
|
sonar tr switch
Abstract: CD74HC4051-EP
Text: CD74HC4051-EP ANALOG MULTIPLEXER/DEMULTIPLEXER SCLS464 – SEPTEMBER 2002 D D D D D D D Controlled Baseline – One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of –55°C to 125°C Enhanced Diminishing Manufacturing Sources DMS Support
|
Original
|
CD74HC4051-EP
SCLS464
sonar tr switch
|
PDF
|
Ic 7442
Abstract: No abstract text available
Text: S C IE N TIF IC / M I N I - C I R C U IT S 4RE D • fiO b B B ll 000 13 4 7 f l S l H S C C plug-in, surface-m ount Frequency Mixers Models t-74-°9-01 I CV/CI -7 F-3 TUF-3SM L tV tL / + 7 dBm LO, up to +1 dBm RF computer-automated performance data typical production unit / for data of other models consult factory
|
OCR Scan
|
|
PDF
|