CHN 550
Abstract: CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent
Text: R&S ZNC/ZND Vector Network Analyzers User Manual ;xíÇ2 User Manual Test & Measurement 1173.9557.02 ─ 26 This manual describes the following vector network analyzer types: ● R&S®ZNC3 (2 ports, 9 kHz to 3 GHz, N connectors), order no. 1311.6004K12
|
Original
|
6004K12
ZNC-B10
ZN-B14
ZNC-B19
ZNC3-B22
ZNC-K19
VXI-11
CHN 550
CHN 545
chn 710
CHN 712
chn 538
CHN 431
CHN 709
CHN 741
chn 738
chn 648 equivalent
|
PDF
|
CHN b42
Abstract: chn 743 pin of chn 743 chn 529 CHN 524 chn 729 CHN 849 CHN 616 CHN 847 RYM 17-18
Text: ADSP-21065L SHARC DSP Technical Reference Revision 2.0, July 2003 Part Number 82-001903-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent
|
Original
|
ADSP-21065L
I-127
I-128
16-bit
CHN b42
chn 743
pin of chn 743
chn 529
CHN 524
chn 729
CHN 849
CHN 616
CHN 847
RYM 17-18
|
PDF
|
MCP3912
Abstract: No abstract text available
Text: MCP3912 3V Four-Channel Analog Front End Features: Description: • Four Synchronous Sampling 24-bit Resolution Delta-Sigma A/D Converters • 93.5 dB SINAD, -107 dBc Total Harmonic Distortion THD (up to 35th Harmonic), 112 dBFS SFDR for Each Channel • Enables 0.1% Typical Active Power Measurement
|
Original
|
MCP3912
24-bit
16-Bit
MCP3912
|
PDF
|
FRAME2
Abstract: No abstract text available
Text: MCP3919 3V Three-Channel Analog Front End Features: Description: • Three Synchronous Sampling 24-bit Resolution Delta-Sigma A/D Converters • 93.5 dB SINAD, -107 dBc Total Harmonic Distortion THD (up to 35th Harmonic), 112 dBFS SFDR for Each Channel • Enables 0.1% Typical Active Power Measurement
|
Original
|
MCP3919
24-bit
16-bit
FRAME2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MCP3910 3V Two-Channel Analog Front End Features: Description: • Two Synchronous Sampling 24-bit Resolution Delta-Sigma A/D Converters • 93.5 dB SINAD, -107 dBc Total Harmonic Distortion THD (up to 35th harmonic), 112 dB Spurious-Free Dynamic Range (SFDR) for Each
|
Original
|
MCP3910
24-bit
16-bit
Register-60-4-227-8870
|
PDF
|
rbs 6201 manual
Abstract: rbs 6201 POWER CONSUMPTION chn 452 rbs 6201 specification chn 710 SCR PIN CONFIGURATION CHN 035 RBS 6201 INFORMATION SDH 209 rbs 6201 LOP 36 AF
Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO NOVEMBER 2003 REV. P1.0.4 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution. The XRT86L38 contains an integrated DS1/
|
Original
|
XRT86L38
XRT86L38
TR54016,
G-703,
rbs 6201 manual
rbs 6201 POWER CONSUMPTION
chn 452
rbs 6201 specification
chn 710
SCR PIN CONFIGURATION CHN 035
RBS 6201 INFORMATION
SDH 209
rbs 6201
LOP 36 AF
|
PDF
|
add 2201
Abstract: l 7135 MOTOROLA MP
Text: XRT86L34 PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO NOVEMBER 2003 REV. P1.0.2 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution. The XRT86L34 contains an integrated DS1/ E1/J1 framer and LIU which provide DS1/E1/J1 framing and error accumulation in accordance with ANSI/
|
Original
|
XRT86L34
XRT86L34
add 2201
l 7135
MOTOROLA MP
|
PDF
|
processor cross reference
Abstract: DATASHEET OF DMA dma controller ADSP-21065 ADSP-21065L CHN 643 CHN 632 CHN 617 CHN 616 CHN 642
Text: '0$ Figure 6-0. Listing 6-0. Table 6-0. Table 6-0. Direct Memory Access DMA provides a mechanism for transferring an entire block of data. The processor’s on-chip DMA controller relieves the core processor of moving data between internal memory and an external data source or
|
Original
|
ADSP-21065L
ADSP-21065L
processor cross reference
DATASHEET OF DMA
dma controller
ADSP-21065
CHN 643
CHN 632
CHN 617
CHN 616
CHN 642
|
PDF
|
CHN 648
Abstract: chn 542 CHN 612 diode CHN 552 CHN 628 CHN 522 CHN 632 chn 637 chn 621 CHN 631
Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.5 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
XRT86L38
XRT86L38
CHN 648
chn 542
CHN 612 diode
CHN 552
CHN 628
CHN 522
CHN 632
chn 637
chn 621
CHN 631
|
PDF
|
CHN 612 diode
Abstract: CHN 545 CHN 648 chn 542 CHN 519 ST chn 624 CHN 507 SCR PIN CONFIGURATION CHN 035 CHN 522 CHN 535
Text: áç XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO AUGUST 2004 REV. P1.1.6 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
XRT86L38
XRT86L38
CHN 612 diode
CHN 545
CHN 648
chn 542
CHN 519
ST chn 624
CHN 507
SCR PIN CONFIGURATION CHN 035
CHN 522
CHN 535
|
PDF
|
HMI Software SIMATIC ProTool
Abstract: TD200 display manual book PLC siemens S7-200 TP177B Wiring Diagram s7-200 siemens siemens simatic op17 siemens simatic op7 manual manual repair offline ups 600 va siemens simatic op7 Wiring Diagram s7-300 analog module
Text: Automation and Drives Human Machine Interface Postfach 4848 90327 NÜRNBERG Germany w w w. s i e m e n s .c o m/ a uto ma t i o n The information provided in this catalog contains descriptions or characteristics of performance which in case of actual use do not always apply as described
|
Original
|
E86060-K4680-A101-B4-7600
HMI Software SIMATIC ProTool
TD200 display
manual book PLC siemens S7-200
TP177B
Wiring Diagram s7-200 siemens
siemens simatic op17
siemens simatic op7 manual
manual repair offline ups 600 va
siemens simatic op7
Wiring Diagram s7-300 analog module
|
PDF
|
chn 924
Abstract: chn 648 equivalent
Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
XRT86L38
XRT86L38
TR54016,
G-703,
chn 924
chn 648 equivalent
|
PDF
|
chn 924
Abstract: CHN 643 144T1 CHN G4 120 chn 648 equivalent 1/CHN 545
Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
XRT86L38
XRT86L38
TR54016,
G-703,
chn 924
CHN 643
144T1
CHN G4 120
chn 648 equivalent
1/CHN 545
|
PDF
|
CHN G4 141
Abstract: No abstract text available
Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
XRT86L38
XRT86L38
CHN G4 141
|
PDF
|
|
|
DMO 565 R
Abstract: chn 648 equivalent CHN 507 CHN 618 CHN 552 TS13 SCR PIN CONFIGURATION CHN 035 dmo 265 chn 605 nB00
Text: XRT86VL32 PRELIMINARY PRELIMINARY DUAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.0.0 GENERAL DESCRIPTION The XRT86VL32 is a two-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL32 provides protection
|
Original
|
XRT86VL32
XRT86VL32
DMO 565 R
chn 648 equivalent
CHN 507
CHN 618
CHN 552
TS13
SCR PIN CONFIGURATION CHN 035
dmo 265
chn 605
nB00
|
PDF
|
CHN 932
Abstract: No abstract text available
Text: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection
|
Original
|
XRT86L34
XRT86L34
CHN 932
|
PDF
|
DMO 565 R
Abstract: CHN 652 CHN 933 chn 539 W0104 CHN 628 CHN 523 chn 648 equivalent 3667 ict XRT86L34IB
Text: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection
|
Original
|
XRT86L34
XRT86L34
DMO 565 R
CHN 652
CHN 933
chn 539
W0104
CHN 628
CHN 523
chn 648 equivalent
3667 ict
XRT86L34IB
|
PDF
|
DMO 565 R
Abstract: chn 656 chn 637 chn 547 CHN 549 dmo 265 CHN 922 equivalent CHN 632 CHN 645 chn 648 equivalent
Text: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection
|
Original
|
XRT86L34
XRT86L34
DMO 565 R
chn 656
chn 637
chn 547
CHN 549
dmo 265
CHN 922 equivalent
CHN 632
CHN 645
chn 648 equivalent
|
PDF
|
SDH 209
Abstract: DMO 565 R SCR PIN CONFIGURATION CHN 035 CHN G4 309 telephone schemes sa8316 dmo 265 CHN G4 329
Text: xr XRT86VL38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MARCH 2005 REV. P1.0.6 GENERAL DESCRIPTION The XRT86VL38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .
|
Original
|
XRT86VL38
XRT86VL38
SDH 209
DMO 565 R
SCR PIN CONFIGURATION CHN 035
CHN G4 309
telephone schemes
sa8316
dmo 265
CHN G4 329
|
PDF
|
dmo 565 r
Abstract: CHN 522 chn 542 chn 621 CHN 616 CHN 507 chn 638 chn 537 chn 543 CHN 618
Text: xr XRT86VL32 PRELIMINARY PRELIMINARY DUAL T1/E1/J1 FRAMER/LIU COMBO SEPTEMBER 2004 REV. P1.0.1 GENERAL DESCRIPTION The XRT86VL32 is a two-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL32 provides protection
|
Original
|
XRT86VL32
XRT86VL32
dmo 565 r
CHN 522
chn 542
chn 621
CHN 616
CHN 507
chn 638
chn 537
chn 543
CHN 618
|
PDF
|
rx1a 1244
Abstract: CHN 616 ice 8040 ADSP-21065L h 945 p 4000 CMOS texas instruments 0x200014 F15-F8 PM48 multi timer Chn 835
Text: ADSP-21065L SHARC DSP User’s Manual Revision 2.0, July 2003 Part Number 82-001833-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent
|
Original
|
ADSP-21065L
I-127
I-128
16-bit
rx1a 1244
CHN 616
ice 8040
h 945 p
4000 CMOS texas instruments
0x200014
F15-F8
PM48 multi timer
Chn 835
|
PDF
|
ST CHN 510
Abstract: 83C97 chn 809 chn 809 ST
Text: 83C97 T e chn o log y, In co rp o rate d 10BASE-T Ethernet Transceiver With On Chip Filters and Digital Interface and Serial Port PRELIMINARY October 1994 SEEQ AutoDUPLEX Designation S ym bol indentifies product as A u to D U P L E X device. Description
|
OCR Scan
|
83C97
10BASE-T
83C97
10BASET)
ST CHN 510
chn 809
chn 809 ST
|
PDF
|
Transistor TT 2246
Abstract: transistor chn 911 TT 2246 transistor jm31a pulse electronics era transformer transistor chn 037 chn 809 S4744
Text: SEEQ T e chn o log y, Inco rp o rate d 83C96 10BASE-T Ethernet Transceiver With On Chip Filters and Digital Interface PRELIMINARY October 1994 SEEQ AutoDUPLEX Designation Sym bol indentifies product as A u to D U P L E X device. Description The 83C96 is a highly integrated analog interface 1C for
|
OCR Scan
|
83C96
10BASE-T
83C96
10BASET)
10BASET
Transistor TT 2246
transistor chn 911
TT 2246 transistor
jm31a
pulse electronics era transformer
transistor chn 037
chn 809
S4744
|
PDF
|
Untitled
Abstract: No abstract text available
Text: JUPD23C16000 16,777,216-Bit Mask-Programmable CMOS ROM NEC Electronics Inc. Pin Configuration Description T h e /JP D 23C 16000 is a w ith C M O S silic o n -g a te in o p e ra tio n an d has T T L -c o m p a tib le inputs 16,777,216-bit R O M fa b ric a te d
|
OCR Scan
|
JUPD23C16000
216-Bit
216-bit
42-Pin
MPD23C16000
|
PDF
|
