ordering information
Abstract: No abstract text available
Text: Mechanical Drawings DEVICES INCORPORATED Mechanical Drawings ❑ Ceramic Dual In-line Package ❑ Sidebraze, Hermetic Dual In-line Package ❑ Flatpack ❑ Ceramic Pin Grid Array ❑ Plastic J-Lead Chip Carrier ❑ Ceramic Leadless Chip Carrier ❑ Ceramic Flatpack
|
Original
|
PDF
|
24-pin,
MS-027-AC
28-pin,
MS-027-AA
32-pin,
ordering information
|
millipaq package
Abstract: millipaq 24-Pin Plastic DIP qsop 24 footprint footprint 24PIN DIP TQFP 100 PACKAGE footprint TQFP 100 footprint qfp 25mils
Text: Q QUALITY SEMICONDUCTOR, INC. QSI Packaging Innovation INTRODUCTION Quality Semiconductor, Inc., was founded in 1988 with the mission of bringing value-added products to the high-performance semiconductor market. One key aspect of our strategy was development of new packaging
|
Original
|
PDF
|
150mil-wide,
25-mil
635mm)
millipaq package
millipaq
24-Pin Plastic DIP
qsop 24 footprint
footprint 24PIN DIP
TQFP 100 PACKAGE footprint
TQFP 100 footprint
qfp 25mils
|
CERAMIC FLATPACK 20pin
Abstract: No abstract text available
Text: MECHANICAL DRAWINGS Ceramic DIP Ordering Code: C C1 24-pin, 0.3" wide C2 20-pin, 0.3" wide C3 22-pin, 0.3" wide C4 24-pin, 0.6" wide C5 28-pin, 0.3" wide C6 28-pin, 0.6" wide C7 16-pin, 0.3" wide C8 18-pin, 0.3" wide C9 32-pin, 0.6" wide C10 28-pin, 0.4" wide
|
Original
|
PDF
|
24-pin,
20-pin,
22-pin,
28-pin,
16-pin,
18-pin,
32-pin,
CERAMIC FLATPACK 20pin
|
Actel A1425
Abstract: DLM8 pin diagram for all 74 series ttl gates A1425 A1425A-3 A1460A-3 177-Pin
Text: N EW! –3 S peeds ACT 3 Field Programmable Gate Arrays Features • Highly Predictable Performance with 100% Automatic Placement and Routing • 7.5 ns Clock-to-Output Times • Up to 250 MHz On-Chip Performance • Up to 228 User-Programmable I/O Pins
|
Original
|
PDF
|
20-pin
Actel A1425
DLM8
pin diagram for all 74 series ttl gates
A1425
A1425A-3
A1460A-3
177-Pin
|
CMGA3-P68
Abstract: CDFP4-F28 CMGA15-P84 CQCC1-N20 CDIP3-T28 CDFP4-F24 CDIP1-T64 MIL-STD-1835 GDIP3-T24
Text: LOGIC Devices/MIL-STD-1835 Package Code Cross-Reference LOGIC DEVICES PACKAGE CODE DESCRIPTION MIL-STD-1835 PACKAGE DESIGNATOR MIL-STD-1835 DIMENSION REFERENCE GDIP3-T24 GDIP1-T20 D-9 D-8 CERAMIC DIP C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 24-pin, 0.3" wide 20-pin, 0.3" wide
|
Original
|
PDF
|
Devices/MIL-STD-1835
MIL-STD-1835
GDIP3-T24
GDIP1-T20
24-pin,
20-pin,
22-pin,
28-pin,
CMGA3-P68
CDFP4-F28
CMGA15-P84
CQCC1-N20
CDIP3-T28
CDFP4-F24
CDIP1-T64
MIL-STD-1835
GDIP3-T24
|
PO74G04A
Abstract: No abstract text available
Text: PO54G04A, PO74G04A www.potatosemi.com HEX INVERTER 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: . Patented technology . Specified From –40°C to 85°C, –40°C to 125°C, and –55°C to 125°C . Operating frequency up to 1.125GHz with 2pf load
|
Original
|
PDF
|
PO54G04A,
PO74G04A
125GHz
700MHz
270MHz
PO74G04A
5000-VHuman-BodyModel
A114-A)
200-VMachineModel
A115-A)
|
74 series
Abstract: Potato Semiconductor 74 Series Logic ICs CERAMIC LEADLESS CHIP CARRIER A115-A C101 PO54G00A PO74G00A PO74G00ASR PO74G00ASU
Text: PO54G00A, PO74G00A QUADRUPLE 2-INPUT POSITIVE-NAND GATE 09/12/07 54, 74 Series GHz Logic FEATURES: DESCRIPTION: . Patented technology . Specified From –40°C to 85°C, –40°C to 125°C, and –55°C to 125°C . Operating frequency up to 1.125GHz with 2pf load
|
Original
|
PDF
|
PO54G00A,
PO74G00A
125GHz
750MHz
350MHz
2000-VHuman-BodyModel
A114-A)
200-VMachineModel
A115-A)
1000-VCharged-DeviceModel
74 series
Potato Semiconductor
74 Series Logic ICs
CERAMIC LEADLESS CHIP CARRIER
A115-A
C101
PO54G00A
PO74G00A
PO74G00ASR
PO74G00ASU
|
max9167
Abstract: XG403
Text: MA9167 APRIL 1995 DS3585-5.2 MA9167 RADIATION HARD 16384 x 1 BIT STATIC RAM The MA9167 16k Static RAM is configured as 16384 x 1 bits and manufactured using GPS’s CMOS-SOS high performance, radiation hard, 1.5µm technology. The device has separate input and output terminals controlled
|
Original
|
PDF
|
MA9167
DS3585-5
MA9167
max9167
XG403
|
PO74G02A
Abstract: No abstract text available
Text: PO54G02A, PO74G02A www.potatosemi.com QUADRUPLE 2-INPUT POSITIVE-NOR GATES 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: . Patented technology . Specified From –40°C to 85°C, –40°C to 125°C, and –55°C to 125°C . Operating frequency up to 900MHz with 2pf load
|
Original
|
PDF
|
PO54G02A,
PO74G02A
900MHz
700MHz
400MHz
5000-VHuman-BodyModel
A114-A)
200-VMachineModel
A115-A)
14pin
PO74G02A
|
PO74G00A
Abstract: No abstract text available
Text: PO54G00A, PO74G00A www.potatosemi.com QUADRUPLE 2-INPUT POSITIVE-NAND GATE 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: . Patented technology . Specified From –40°C to 85°C, –40°C to 125°C, and –55°C to 125°C . Operating frequency up to 1.125GHz with 2pf load
|
Original
|
PDF
|
PO54G00A,
PO74G00A
125GHz
750MHz
350MHz
5000-VHuman-BodyModel
A114-A)
200-VMachineModel
A115-A)
14pin
PO74G00A
|
PO74G08A
Abstract: No abstract text available
Text: PO54G08A, PO74G08A www.potatosemi.com QUADRUPLE 2-INPUT POSITIVE-AND GATES 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: . Patented technology . Specified From –40°C to 85°C, –40°C to 125°C, and –55°C to 125°C . Operating frequency up to 1.125GHz with 2pf load
|
Original
|
PDF
|
PO54G08A,
PO74G08A
125GHz
750MHz
350MHz
5000-VHuman-BodyModel
A114-A)
200-VMachineModel
A115-A)
14pin
PO74G08A
|
54F74
Abstract: F1024 SS02
Text: Philips Semiconductors Military FAST Products Product specification Dual D-type flip-flop 54F74 DESCRIPTION ORDER CODE PACKAGE DESCRIPTION* 14-Pin Ceramic DIP 54F74/BCA GDIP1-T14 14-Pin Ceramic FlatPack 54F74/BDA GDFP-T14 20-Pin Ceramic LLCC 54F74/B2A CQCC2-N20
|
OCR Scan
|
PDF
|
54F74
14-Pin
54F74/BCA
GDIP1-T14
54F74/BDA
GDFP-T14
20-Pin
54F74/B2A
CQCC2-N20
54F74
F1024
SS02
|
philips dl 711 delay
Abstract: DL 711 PHILIPS
Text: Philips Semiconductors Military FAST Products Product specification Dual D-type flip-flop 54F74 DESCRIPTION ORDER CODE PACKAGE DESCRIPTION* 14-Pin Ceramic DIP 54F74/BCA GDIP1-T14 14-Pin Ceramic FlatPack 54F74/BDA GDFP-T14 20-Pin Ceramic LLCC 54F74/B2A CQCC2-N20
|
OCR Scan
|
PDF
|
54F74
54F74
500ns
philips dl 711 delay
DL 711 PHILIPS
|
Untitled
Abstract: No abstract text available
Text: Philips Semiconductors Military FAST Products Product specification Dual D-type flip-flop 54F74 DESCRIPTION ORDER CODE PACKAGE DESCRIPTION* 14-Pin Ceramic DIP 54F74/BCA GDIP1-T14 14-Pin Ceramic FlatPack 54F74/BDA GDFP-T14 20-Pin Ceramic LLCC 54F74/B2A CQCC2-N20
|
OCR Scan
|
PDF
|
54F74
54F74
500ns
711002b
|
|
|
GDFP1-F14
Abstract: No abstract text available
Text: Philips Semiconductors Military FAST Products Product specification Quad two-input NAND buffer 54F37 ORDERING INFORMATION DESCRIPTION ORDER CODE FUNCTION TABLE PACKAGE DESIGNATOR* 14-Pin Ceramic DIP 54F37/BCA GDIP1-T14 14-Pin Ceramic FlatPack 54F37/BDA GDFP1-F14
|
OCR Scan
|
PDF
|
54F37
14-Pln
54F37/BCA
GDIP1-T14
14-Pin
54F37/BDA
GDFP1-F14
20-Pin
54F37/B2A
CQCC2-F20
GDFP1-F14
|
Untitled
Abstract: No abstract text available
Text: Signetics | 54F37 Buffer Quad Two-Input NAND Buffer Military Logic Products H FUNCTION TABLE Product Specification ORDERING INFORMATION INPUTS OUTPUTS ORDER CODE DESCRIPTION A B Y 14-Pin Ceramic DIP 54F37/BCA L L H H L H L H H H H L 14-Pin Ceramic FlatPack
|
OCR Scan
|
PDF
|
54F37
14-Pin
20-Pin
54F37/BCA
54F37/BDA
54F37/B2A
20nA/1
12mA/48mA
500ns
|
diode sg 64
Abstract: SG5774AJ SG5772J SG25768 sf 819 d 1N5772 JANTX 1N5768 SG25770J
Text: , SG5768/68A SG5770/70A, SG5772/72A, SG5774/74A SG25768, SG25770, SG6496/96A DIODE ARRAY CIRCUITS SILICON GENERAL LINEAR IN TEGRATED CIRCUITS DESCRIPTION FEATURES The Silicon General series of diode arrays feature high breakdown, high speed diodes in a variety of configurations.
|
OCR Scan
|
PDF
|
SG5768/68A
SG5770/70A,
SG5772/72A,
SG5774/74A
SG25768,
SG25770,
SG6496/96A
500mA
14-PIN
diode sg 64
SG5774AJ
SG5772J
SG25768
sf 819 d
1N5772 JANTX
1N5768
SG25770J
|
nec A2C
Abstract: No abstract text available
Text: SEC ff PB100480 16,384 X 1-Bit 100K ECL RAM NEC Electronics Inc. Description Pin Configurations The ¿JPB100480 is a very high-speed 100K interface ECL RAM with full voltage and temperature compensation. The device is organized as 16,384 words by 1 bit and
|
OCR Scan
|
PDF
|
PB100480
JPB100480
300-mil,
20-pin
20-pin
384-word
pPB100480
83IH-S948B
juPB100480
nec A2C
|
Untitled
Abstract: No abstract text available
Text: NEC juPB10480 16,384 X 1-Bit 10K ECL RAM NEC Electronics Inc. Description Pin Configurations The ¿/PB10480 is a very high-speed 10K interface ECL RAM organized as 16,384 words by 1 bit and designed with noninverted, open-emitter outputs and low power consumption. Two versions with fast access tim es of
|
OCR Scan
|
PDF
|
juPB10480
/PB10480
300-mil,
20-pin
384-word
pPB10480
L83IH-61448
|
nec A2C
Abstract: fip8 CERAMIC FLATPACK 20pin
Text: ECTRONICS INC fe,iE D m fc.427525 OGBSBTG 443 • NECE jJ K B lU U 4 tf U n Mid W 16,384 X 1-Bit 100K ECL R A M NEC Electronics Inc. Description Pin Configurations The /¿PB100480 is a very high-speed 100K interface ECL RAM with full voltage and tem perature compensation.
|
OCR Scan
|
PDF
|
uPB100480
PB100480
300-mil,
20-pin
b42752S
JIPB100480
63IH-6164B
nec A2C
fip8
CERAMIC FLATPACK 20pin
|
CERAMIC FLATPACK 20pin
Abstract: CERAMIC FLATPACK socket
Text: S ' ?C X F I M li W NEC Electronics Inc. /JPB100480 16,384 X 1-Bit 100K ECL RAM Description Pin Configurations The /iiPB 100480 is a very high-speed 100K interface ECL RAM with full voltage and temperature compensation. The device is organized as 16,384 words by 1 bit and
|
OCR Scan
|
PDF
|
uPB100480
/PB100480
300-mil,
20-pin
384-word
mPB100480
CERAMIC FLATPACK 20pin
CERAMIC FLATPACK socket
|
nec A2C
Abstract: A50A CERAMIC FLATPACK 20pin
Text: N E C ELECTRONICS I NC L.1E D • b42752S G03S3E4 77S B N E C E P P B 10480 L U IjV * NEC Electronics Inc. 16,384 X 1-Bit 10K ECL RAM T - Description Pin Configurations The ¿/PB10480 is a very high-speed 10K interface ECL RAM organized as 16,384 words by 1 bit and designed
|
OCR Scan
|
PDF
|
b42752S
G03S3E4
uPB10480
300-mil,
20-pin
384-word
b427525
3S32fl
nec A2C
A50A
CERAMIC FLATPACK 20pin
|
Actel Accelerator fpga
Abstract: No abstract text available
Text: J^ctel -m Accelerator Series FPGAs -ACT 3 Family • • • • • • • • • F e a tu re s • Up to 10,000 Gate Array Equivalent Gates up to 25,000 equivalent PLD Gates • Highly Predictable Performance with 100% Automatic
|
OCR Scan
|
PDF
|
A1415
20-pin
A1415A
A14V15A
A1425A
A14V25A
A1440A
A14V40A
A1460A
A14V60A
Actel Accelerator fpga
|
A1020A
Abstract: ACTEL A1010
Text: tHAY i & ’993 Æ 9 d m !I ACT 1 Field Programmable Gate Arrays Product Family Profile Features • Up to 2000 Gate Array Gates 6000 PLD/LCA™ equivalent gates • Replaces up to 53 TTL Packages • Replaces up to 17 20-Pin PAL™ Packages • Design Library with over 250 Functions
|
OCR Scan
|
PDF
|
20-Pin
A1010A
A1010B
A1020A
A1020B
A1020A
ACTEL A1010
|
