CDCP1803
Abstract: CDCP1803RTHR JESD51-7 SLUA271
Text: CDCP1803 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER SCAS727B − NOVEMBER 2003 − REVISED FEBRUARY 2004 D Distributes One Differential Clock Input to S2 Vdd0 /Y0 Y0 Vdd0 S1 24 23 22 21 20 19 18 S0 VddPECL 2 17 Vdd1 IN 3 16 Y1 IN 4 15 Y1 VddPECL 5 14
|
Original
|
PDF
|
CDCP1803
SCAS727B
800-MHz
CDCP1803
CDCP1803RTHR
JESD51-7
SLUA271
|
Untitled
Abstract: No abstract text available
Text: CDCP1803 www.ti.com SCAS727F – NOVEMBER 2003 – REVISED DECEMBER 2013 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER Check for Samples: CDCP1803 FEATURES 1 S1 VDD0 Y0 Y0 VDD0 24 23 22 21 20 19 18 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1
|
Original
|
PDF
|
CDCP1803
SCAS727F
|
Untitled
Abstract: No abstract text available
Text: CDCP1803 www.ti.com SCAS727E – NOVEMBER 2003 – REVISED JANUARY 2007 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727E
800-MHz
24-Terminal
|
Untitled
Abstract: No abstract text available
Text: CDCP1803 www.ti.com SCAS727D – NOVEMBER 2003 – REVISED NOVEMBER 2005 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727D
800-MHz
24-Terminal
|
CDCP1803
Abstract: T0069-01 QFN-24 reflow
Text: CDCP1803 www.ti.com SCAS727E – NOVEMBER 2003 – REVISED JANUARY 2007 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727E
P0024-02
CDCP1803
T0069-01
QFN-24 reflow
|
CDCP1803
Abstract: CDCP1803RTHR JESD51-7 SLUA271
Text: CDCP1803 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER SCAS727B − NOVEMBER 2003 − REVISED FEBRUARY 2004 D Distributes One Differential Clock Input to S2 Vdd0 /Y0 Y0 Vdd0 S1 24 23 22 21 20 19 18 S0 VddPECL 2 17 Vdd1 IN 3 16 Y1 IN 4 15 Y1 VddPECL 5 14
|
Original
|
PDF
|
CDCP1803
SCAS727B
800-MHz
CDCP1803
CDCP1803RTHR
JESD51-7
SLUA271
|
t0067
Abstract: T0069-01
Text: CDCP1803 www.ti.com SCAS727E – NOVEMBER 2003 – REVISED JANUARY 2007 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727E
800-MHz
24-Terminal
t0067
T0069-01
|
Untitled
Abstract: No abstract text available
Text: CDCP1803 www.ti.com SCAS727E – NOVEMBER 2003 – REVISED JANUARY 2007 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727E
800-MHz
24-Terminal
|
CDCP1803
Abstract: 20Settings
Text: CDCP1803 www.ti.com SCAS727E – NOVEMBER 2003 – REVISED JANUARY 2007 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727E
P0024-02
CDCP1803
20Settings
|
Untitled
Abstract: No abstract text available
Text: CDCP1803 www.ti.com SCAS727E – NOVEMBER 2003 – REVISED JANUARY 2007 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727E
800-MHz
24-Terminal
|
Untitled
Abstract: No abstract text available
Text: CDCP1803 www.ti.com SCAS727D – NOVEMBER 2003 – REVISED NOVEMBER 2005 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727D
800-MHz
24-Terminal
|
CDCP1803
Abstract: No abstract text available
Text: CDCP1803 www.ti.com SCAS727E – NOVEMBER 2003 – REVISED JANUARY 2007 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727E
P0024-02
CDCP1803
|
CDCP1803
Abstract: QFN-24 reflow
Text: CDCP1803 www.ti.com SCAS727E – NOVEMBER 2003 – REVISED JANUARY 2007 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727E
P0024-02
CDCP1803
QFN-24 reflow
|
T0069-01
Abstract: No abstract text available
Text: CDCP1803 www.ti.com SCAS727E – NOVEMBER 2003 – REVISED JANUARY 2007 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727E
800-MHz
24-Terminal
T0069-01
|
|
Untitled
Abstract: No abstract text available
Text: CDCP1803 www.ti.com SCAS727E – NOVEMBER 2003 – REVISED JANUARY 2007 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727E
800-MHz
24-Terminal
|
Untitled
Abstract: No abstract text available
Text: CDCP1803 www.ti.com SCAS727D – NOVEMBER 2003 – REVISED NOVEMBER 2005 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727D
800-MHz
24-Terminal
|
CDCP1803
Abstract: No abstract text available
Text: CDCP1803 www.ti.com SCAS727D – NOVEMBER 2003 – REVISED NOVEMBER 2005 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727D
P0024-02
CDCP1803
|
220v AC voltage stabilizer schematic diagram
Abstract: LG color tv Circuit Diagram tda 9370 1000w inverter PURE SINE WAVE schematic diagram schematic diagram atx Power supply 500w TV SHARP IC TDA 9381 PS circuit diagram wireless spy camera 9744 mini mainboard v1.2 sony 279-87 transistor E 13005-2 superpro lx
Text: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 AD9272 Analog Front End, iMEMS Accelerometers & Gyroscopes . . . . . . 782, 2583 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-528 Acceleration and Pressure Sensors . . . . . . . . . . . . . . . . . . . . . . . . . . Page 2585
|
Original
|
PDF
|
AD9272
P462-ND
LNG295LFCP2U
P463-ND
LNG395MFTP5U
220v AC voltage stabilizer schematic diagram
LG color tv Circuit Diagram tda 9370
1000w inverter PURE SINE WAVE schematic diagram
schematic diagram atx Power supply 500w
TV SHARP IC TDA 9381 PS
circuit diagram wireless spy camera
9744 mini mainboard v1.2
sony 279-87
transistor E 13005-2
superpro lx
|
Untitled
Abstract: No abstract text available
Text: CDCP1803 www.ti.com SCAS727E – NOVEMBER 2003 – REVISED JANUARY 2007 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727E
800-MHz
24-Terminal
|
Untitled
Abstract: No abstract text available
Text: CDCP1803 www.ti.com SCAS727E – NOVEMBER 2003 – REVISED JANUARY 2007 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727E
800-MHz
24-Terminal
|
Untitled
Abstract: No abstract text available
Text: CDCP1803 www.ti.com SCAS727E – NOVEMBER 2003 – REVISED JANUARY 2007 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727E
800-MHz
24-Terminal
|
Untitled
Abstract: No abstract text available
Text: CDCP1803 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER SCAS727A − NOVEMBER 2003 − REVISED DECEMBER 2003 D Distributes One Differential Clock Input to S2 Vdd0 /Y0 Y0 Vdd0 S1 24 23 22 21 20 19 18 S0 VddPECL 2 17 Vdd1 IN 3 16 Y1 IN 4 15 Y1 VddPECL 5 14
|
Original
|
PDF
|
SCAS727A
CDCP1803
CDCM1804
scau009a
scac048
|
Untitled
Abstract: No abstract text available
Text: CDCP1803 www.ti.com SCAS727E – NOVEMBER 2003 – REVISED JANUARY 2007 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER FEATURES S1 VDD0 Y0 Y0 VDDPECL 2 17 VDD1 IN 3 16 Y1 IN 4 15 Y1 VDDPECL 5 14 VDD1 VBB 6 1 VSS(1) 9 13 10 11 12 S0 VSS NC 8 VDD2 7 Thermal pad must be connected to VSS.
|
Original
|
PDF
|
CDCP1803
SCAS727E
800-MHz
24-Terminal
|