AN237
Abstract: IDT5T9821 VFQFP 5T9821
Text: IDT5T9821 EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER INDUSTRIAL TEMPERATURE RANGE EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER IDT5T9821 FEATURES: DESCRIPTION: • 2.5 VDD • 6 pairs of outputs • Low skew: 100ps all outputs at same interface level, 250ps all
|
Original
|
IDT5T9821
100ps
250ps
17MHz
250MHz
5T9821
AN237
IDT5T9821
VFQFP
5T9821
|
PDF
|
AN237
Abstract: IDT5T9820 5T9820
Text: IDT5T9820 EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL CLOCK DRIVER INDUSTRIAL TEMPERATURE RANGE EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL CLOCK DRIVER IDT5T9820 FEATURES: DESCRIPTION: • 2.5 VDD • 5 pairs of outputs • Low skew: 100ps all outputs at same interface level, 250ps all
|
Original
|
IDT5T9820
100ps
250ps
17MHz
250MHz
5T9820
AN237
IDT5T9820
5T9820
|
PDF
|
IDT5T9821
Abstract: 5T9821
Text: IDT5T9821 EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER INDUSTRIAL TEMPERATURE RANGE EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER FEATURES: IDT5T9821 DESCRIPTION: • 2.5 VDD • 6 pairs of outputs • Low skew: 100ps all outputs at same interface level, 250ps all
|
Original
|
IDT5T9821
100ps
250ps
17MHz
250MHz
5T9821
IDT5T9821
5T9821
|
PDF
|
5T9820
Abstract: No abstract text available
Text: IDT5T9820 EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL CLOCK DRIVER INDUSTRIAL TEMPERATURE RANGE EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL CLOCK DRIVER FEATURES: IDT5T9820 DESCRIPTION: • 2.5 VDD • 5 pairs of outputs • Low skew: 100ps all outputs at same interface level, 250ps all
|
Original
|
IDT5T9820
IDT5T9820
100ps
250ps
17MHz
250MHz
5T9820
5T9820
|
PDF
|
IDT5T9820
Abstract: 5T9820
Text: IDT5T9820 EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL CLOCK DRIVER INDUSTRIAL TEMPERATURE RANGE EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL CLOCK DRIVER FEATURES: IDT5T9820 DESCRIPTION: • 2.5 VDD • 5 pairs of outputs • Low skew: 100ps all outputs at same interface level, 250ps all
|
Original
|
IDT5T9820
100ps
250ps
17MHz
250MHz
5T9820
IDT5T9820
5T9820
|
PDF
|
5T9821
Abstract: No abstract text available
Text: IDT5T9821 EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER INDUSTRIAL TEMPERATURE RANGE EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER FEATURES: IDT5T9821 DESCRIPTION: • 2.5 VDD • 6 pairs of outputs • Low skew: 100ps all outputs at same interface level, 250ps all
|
Original
|
IDT5T9821
100ps
250ps
17MHz
250MHz
5T9821
5T9821
|
PDF
|
K02000
Abstract: No abstract text available
Text: November 2006 LMK02000 Precision Clock Conditioner with Integrated PLL General Description Features The LMK02000 precision clock conditioner combines the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The device integrates a high
|
Original
|
LMK02000
K02000
|
PDF
|
LMK02002
Abstract: LMK02002ISQ LMK02002ISQX PUMP01
Text: August 2007 LMK02002 Precision Clock Conditioner with Integrated PLL General Description Features The LMK02002 precision clock conditioner combines the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The device integrates a high
|
Original
|
LMK02002
LMK02002
48-pin
LMK02002ISQ
LMK02002ISQX
PUMP01
|
PDF
|
k020
Abstract: No abstract text available
Text: LMK02000 Precision Clock Conditioner with Integrated PLL General Description Features The LMK02000 precision clock conditioner combines the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The device integrates a high
|
Original
|
LMK02000
k020
|
PDF
|
LMK02000
Abstract: LMK02000ISQ LMK02000ISQX K02000
Text: LMK02000 Precision Clock Conditioner with Integrated PLL General Description Features The LMK02000 precision clock conditioner combines the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The device integrates a high
|
Original
|
LMK02000
LMK02000
48-pin
LMK02000ISQ
LMK02000ISQX
K02000
|
PDF
|
K03000CI
Abstract: LMK03000 LMK03000C LMK03001 LMK03001C LMK03000CX
Text: November 2006 LMK03000/LMK03000C/LMK03001/LMK03001C Precision Clock Conditioner with Integrated VCO General Description Features The LMK03000/LMK03000C/LMK03001/LMK03001C precision clock conditioners combine the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The devices integrate a Voltage Controlled
|
Original
|
LMK03000/LMK03000C/LMK03001/LMK03001C
LMK03000/LMK03000C/LMK03001/LMK03001C
K03000CI
LMK03000
LMK03000C
LMK03001
LMK03001C
LMK03000CX
|
PDF
|
ICS1522
Abstract: ICS5342 ICS8535-01 ICS9148-82 5342-3 ICS5342-2 ICS5342-3
Text: ICS5342 GENDAC DATA SHEET ICS5342 16-Bit Integrated Clock-LUT-DAC 16-Bit Integrated Clock-LUT-DAC General Description Features The ICS5342 GENDAC is a combination of dual programmable clock generators, a 256 x 18-bit RAM, and a triple 8-bit video DAC. The GENDAC supports 8-bit pseudo color applications, as well as 15-bit, 16-bit, and 24-bit True Color bypass
|
Original
|
ICS5342
16-Bit
ICS5342
18-bit
15-bit,
16-bit,
24-bit
199707558G
ICS1522
ICS8535-01
ICS9148-82
5342-3
ICS5342-2
ICS5342-3
|
PDF
|
CYN70
Abstract: CDCVF25084 MTSS001C
Text: CDCVF25084 3.3-V 1:8 ZERO DELAY PLL x4 CLOCK MULTIPLIER SCAS690A – APRIL 2003 – REVISED MAY 2003 D Phase-Locked Loop-Based Multiplier by PW PACKAGE (TSSOP) (TOP VIEW) Four D Input Frequency Range: 2.5 MHz to 45 MHz D Output Frequency Range: 10 MHz to
|
Original
|
CDCVF25084
SCAS690A
CYN70
CDCVF25084
MTSS001C
|
PDF
|
LF3370
Abstract: CF120
Text: LF3370 LF3370 DEVICES INCORPORATED High-Definition Video Format Converter High-Definition Video Format Converter DEVICES INCORPORATED FEATURES DESCRIPTION ❑ 83 MHz Data Rate for HDTV Applications ❑ Supports Multiple Video Formats Bi-Directional Conversions:
|
Original
|
LF3370
13-bit
160-lead
LF3370
XOUT12
XOUT11
XOUT10
YOUT12
YOUT11
CF120
|
PDF
|
|
ICS5342
Abstract: No abstract text available
Text: ICS5342 GENDAC 16-Bit Integrated Clock-LUT-DAC General Description Features The ICS5342 GENDAC is a combination of dual programmable clock generators, a 256 x 18-bit RAM, and a triple 8-bit video DAC. The GENDAC supports 8-bit pseudo color applications, as well as 15-bit, 16-bit, and 24-bit True Color bypass
|
Original
|
ICS5342
16-Bit
ICS5342
18-bit
15-bit,
16-bit,
24-bit
|
PDF
|
6647a
Abstract: 2082-2700-00 560-7A50 attenuator 3dB DC 18GHz wiltron 6647A Microwave Generator SWR BRIDGE metal detector vlf HP-85
Text: Introduction to Microwave Capacitors Microwave Capacitors in MICs Typical Microwave Circuit Applications Microwave MLC, SLC, or Thin-Film capacitor applications in MIC circuits can be grouped into the following categories: • DC Block in series with an MIC transmission line
|
Original
|
|
PDF
|
D1232
Abstract: No abstract text available
Text: DATA SHEET Freescale Semiconductor Technical Data LVCMOS V/2.5 V 1:11 3.3 Zero Delay Clock Generator 3.3 V/2.5 V 1:11 LVCMOS Zero The MPC9352 is a 3.3 V or 2.5 V compatible, 1:11 PLL based clock generator targeted for high performance clock tree applications. With output frequencies up
|
Original
|
MPC9352
199707558G
D1232
|
PDF
|
AN1091
Abstract: MPC9352
Text: DATASHEET MPC9352 3.3V/2.5V 1:11 LVCMOS ZERO DELAY CLOCK GENERATOR 3.3 V/2.5 V 1:11 LVCMOS Zero Delay Clock Generator The MPC9352 is a 3.3 V or 2.5 V compatible, 1:11 PLL based clock generator targeted for high performance clock tree applications. With output frequencies up
|
Original
|
MPC9352
MPC9352
AN1091
|
PDF
|
LVDS 35-bit SSC
Abstract: "programmable clock" i2c AN-234 IDT5T9820 IDT5T9821 IDT5T9890 IDT5T9891 5T9820 5T9821 5T9890
Text: APPLICATION NOTE AN-234 PROGRAMMABLE CLOCK APPLICATION NOTE APPLICATION NOTE AN-234 PROGRAMMABLE CLOCK APPLICATION NOTE TABLE OF CONTENTS FEATURES DESCRIPTION The devices have redundant clock inputs, and each input can support either single-ended or differential types. The device also supports input clock
|
Original
|
AN-234
17MHz
250MHz,
250MHz.
LVDS 35-bit SSC
"programmable clock" i2c
AN-234
IDT5T9820
IDT5T9821
IDT5T9890
IDT5T9891
5T9820
5T9821
5T9890
|
PDF
|
CY2071A
Abstract: CY2081 CY2305 CY2308 CY2308-1 CY2308-2 CY2308-3 CY2308-4 CY2309
Text: fax id: 3615 CY2308: Zero Delay Buffer Introduction to Cypress Zero Delay Buffers What is a Zero Delay Buffer? the loop and form a simple zero delay buffer. Loading on the output which is fed back can be used for simple lead or lag adjustments as detailed in the section “ Lead or Lag Adjustment”. Certain amount of lead/lag or output-output skew
|
Original
|
CY2308:
CY2071A
CY2081
CY2305
CY2308
CY2308-1
CY2308-2
CY2308-3
CY2308-4
CY2309
|
PDF
|
cvhd-950
Abstract: ad9524 block diagram of energy saving 0xA06 Crystek CVHD JESD51-2
Text: Low Jitter Clock Generator with 6 LVPECL/LVDS/HSTL/13 LVCMOS Outputs AD9524 FEATURES APPLICATIONS LTE and multicarrier GSM base stations Wireless and broadband infrastructure Medical instrumentation Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs Low jitter, low phase noise clock distribution
|
Original
|
LVPECL/LVDS/HSTL/13
AD9524
CP-48-1)
AD9524BCPZ
AD9524BCPZ-REEL7
AD9524/PCBZ
48-Lead
D09081-0-7/10
cvhd-950
ad9524
block diagram of energy saving
0xA06
Crystek CVHD
JESD51-2
|
PDF
|
DAC-08BC
Abstract: DAC08BC datel DAC-08 DAC-08 DAC-08BM
Text: DAC-08B High Speed, 8-Bit Monolithic DigitaMo-Anaiog Converter FEATURES • • • • • • 85 Nanoseconds settling time - 1 0 to + 18V compliance ± 4 .5 to ±18V supply 8-Blt resolution 1- or 2-Quadrant multiplication Low cost GENERAL DESCRIPTION The DAC-08BC and DAC-08BM provide
|
OCR Scan
|
DAC-08B
DAC-08BC
DAC-08BM
02048-1194/TEL
339-3000/TLX174388/FAX
DAC08BC
datel DAC-08
DAC-08
|
PDF
|
weitek xl-3132
Abstract: XL-8137 XL-3132 weitek 3332-100 3332 weitek weitek 2264 weitek 3332-G weitek 3132 XL-8136
Text: üJEITEK CÔRP GS WEITEK Jk A D E B IbbBflab DOOOiib < WTL 3132/WTL 3332 XL-3132 32-BIT FLOATING POINT DATAPATH PRELIMINARY DATA October 1987 The WEITEK WTL 3132, WTL 3332, and XL-3132 single-chip floatingpoint datapathseachoffer a full instruction set, includingmulti
|
OCR Scan
|
3132/WTL
XL-3132
32-BIT
XL-8136
XL-8137
168-PIN
weitek xl-3132
weitek 3332-100
3332 weitek
weitek 2264
weitek
3332-G
weitek 3132
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 19-0168; Rev 1; 11/93 A M X IV M +5V, Low-Power, Parallel-Input, Voltage-Output, 12-Bit DAC Internal gain-setting resistors can be used to define a DAC output voltage range of 0V to + 2 .048V, 0V to +4.096V, or ±2.048V. Four-quadrant multiplication is pos
|
OCR Scan
|
12-Bit
250fiA
MAX530
12-bit,
MAX530AENG
MAX530BENG
MAX530AEWG
MAX530BEWG
MAX530AEAG
MAX530BEAG
|
PDF
|