MC68377
Abstract: FA04 FA12
Text: SECTION 3 BURST INTEGRATION MODULE BIM 3.1 Introduction 3.1.1 Features The burst integration module (BIM) provides two-fold improvement in instruction bandwidth, as compared to previous integration modules, by utilizing a synchronous burst protocol. BIM applications also realize decreased memory costs due to a nearly onehalf clock speed improvement in memory access timing.
|
Original
|
MC68377
MC68377
FA04
FA12
|
PDF
|
RCM2130
Abstract: RCM2020 idc connector idc connector 10 pin SDLC TO SPI RCM3410 connector 30 pin IDC RCM2250 SPI convert to parallel port RCM3400
Text: Selection Guide RCM2000/3000 RabbitCore Shared Features of the RCM2000/3000 RabbitCore Series Feature RCM2XXX RCM3XXX EMI Reduction Spectrum spreader for reduced EMI radiated emissions Serial Rate Max. asynchronous burst rate = CLK/32 Max. asynchronous burst rate = CLK/8
|
Original
|
RCM2000/3000
CLK/32
10-bit
RCM2130
RCM2020
idc connector
idc connector 10 pin
SDLC TO SPI
RCM3410
connector 30 pin IDC
RCM2250
SPI convert to parallel port
RCM3400
|
PDF
|
RCM2020
Abstract: rcm-2020 rcm3710 SDLC TO SPI RCM2250 RCM3410 RCM2100 RCM2120 RABBIT SEMICONDUCTOR rcm2020 RCM3400
Text: Selection Guide 02/05 RCM2000/3000 RabbitCore Shared Features of the RCM2000/3000 RabbitCore Series Feature RCM2XXX RCM3XXX EMI Reduction Spectrum spreader for reduced EMI radiated emissions Serial Rate Max. asynchronous burst rate = CLK/32 Max. asynchronous burst rate = CLK/8
|
Original
|
RCM2000/3000
CLK/32
10-bit
10-bit
RCM2020
rcm-2020
rcm3710
SDLC TO SPI
RCM2250
RCM3410
RCM2100
RCM2120
RABBIT SEMICONDUCTOR rcm2020
RCM3400
|
PDF
|
diode t25 4 B9
Abstract: diode t25 4 L5 g24 motorola module datasheet la 7680 T25 4 h5 AD14 MPC107 PC107A PC7400
Text: Features • Processor Bus Frequency up to 100 MHz • 64-bit or 32 bits Data Bus and 32-bit Address Bus • Provides Support for Either Asynchronous SRAM, Burst SRAM, or Pipelined Burst SRAM Compliant with PCI Specification, Revision 2.1 PCI Interface Operates up to 66 MHz/5.0V Compatible
|
Original
|
64-bit
32-bit
diode t25 4 B9
diode t25 4 L5
g24 motorola module datasheet
la 7680
T25 4 h5
AD14
MPC107
PC107A
PC7400
|
PDF
|
PC7400
Abstract: No abstract text available
Text: Features H Processor bus frequency up to 100 MHz. H 64-bit or 32 bits data bus and 32-bit address bus. H Provides support for either asynchronous SRAM, burst SRAM, or pipelined burst SRAM. H Compliant with PCI specification, revision 2.1. H PCI interface operates up to 66 MHz/5.0 Volt compatible.
|
Original
|
64-bit
32-bit
PC107A
PC7400
|
PDF
|
MPC107
Abstract: PC107A PC7400
Text: Features H Processor bus frequency up to 100 MHz. H 64-bit or 32 bits data bus and 32-bit address bus. H Provides support for either asynchronous SRAM, burst SRAM, or pipelined burst SRAM. H Compliant with PCI specification, revision 2.1. H PCI interface operates up to 66 MHz/5.0 Volt compatible.
|
Original
|
64-bit
32-bit
PC107A
MPC107
PC107A
PC7400
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Features H Processor bus frequency up to 100 MHz. H 64-bit or 32 bits data bus and 32-bit address bus. H Provides support for either asynchronous SRAM, burst SRAM, or pipelined burst SRAM. H Compliant with PCI specification, revision 2.1. H PCI interface operates up to 66 MHz/5.0 Volt compatible.
|
Original
|
64-bit
32-bit
PC107A
|
PDF
|
tc 97101
Abstract: No abstract text available
Text: ADVANCE MICRON I rtCHNCLOG * INC M714LD T 164 B(N), MT8LD264 B(N), MT16LD464 B(N) 1 , 2 , 4 MEG X 64 BURST EDO DRAM MODULES BURST EDO DRAM MODULE 1, 2, 4 MEG X 64 8, 16, 32 MEGABYTE, 3.3V, BURST EDO FEATURES • 168-pin, dual-in-line m em ory m od u e (DIM M )
|
OCR Scan
|
M714LD
MT8LD264
MT16LD464
168-pin,
024-cycle
048-cycle
168-Pin
1125I
tc 97101
|
PDF
|
m995
Abstract: 8F4DJ-52
Text: PRELIMINARY MT4LC2M8F4 2 MEG x 8 BURST EDO DRAM p ilC R C D N BURST EDO DRAM 2 MEG x 8 FEATURES PIN ASSIGNMENT Top View • Burst order, interleave or linear, program med by executing W CBR cycle after initialization • Single power supply: +3.3V ±5% • All inputs and outputs are LVTTL com patible with 5V
|
OCR Scan
|
048-cycle
28-Pin
000xB
m995
8F4DJ-52
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE jp il r p n M MT9LD272 B N , MT18LD472 B(N) 2, 4 MEG X 72 BURST EDO DRAM MODULES BURST EDO IDRAM MODULE 2, 4 MEG x 72 16,32 MEGABYTE, 3.3V,ECC, BURST EDO FEATURES • • • • • • • • • 168-pin, d ual-in-line m em ory m odule (D IM M )
|
OCR Scan
|
MT9LD272
MT18LD472
168-pin,
048-cycle
T18LD
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIM INARY CY82C692 Pentium hyperCache™ Chipset Data-Path Controller with Integrated Cache Features • Supports ail 3.3V Pentium™-class processors, AMD K5, K6 and Cyrix M1 CPUs • Two-bit wraparound counter supporting Intel Burst or Linear burst sequence
|
OCR Scan
|
CY82C692
CY82C691
CY82C693
64-bit
CY82C691
128-KB)
|
PDF
|
1MD45
Abstract: cy17 High-Zt11-12 CY10 CY82C691 CY82C692 CY82C693 DQ23P cy82
Text: PRELIM INARY CY82C692 W CYPRESS Pentium hyperCache™ Chipset Data-Path Controller with Integrated Cache Features • Supports ail 3.3V Pentium™-class processors, AMD K5, K6 and Cyrix M1 CPUs • Two-bit wraparound counter supporting Intel Burst or Linear burst sequence
|
OCR Scan
|
CY82C692
CY82C691
CY82C693
64-bit
128-KB)
55fiTbbE
1MD45
cy17
High-Zt11-12
CY10
CY82C692
DQ23P
cy82
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCED INFORMATION CY82C690 Pentium hyperCache™ Chipset Data-Path/Integrated Cache for h C -Z X Solution Features Two-bit wraparound counter supporting Intel Burst or Linear burst sequence Supports 3-1-1-1 Level 2 cache operation up to 66 MHz bus speed
|
OCR Scan
|
CY82C690
33YPentiumTM
CY82C691
CY82C693
64-bit
32-KB)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY CY82C692 Pentium hyperCache™ Chipset Data-Path/Integrated Cache for h C -VX, h C -D X Solutions Features Two-bit wraparound counter supporting Intel Burst or Linear burst sequence Supports 3-1-1-1 Level 2 cache operation up to 66 MHz bus speed
|
OCR Scan
|
CY82C692
CY82C691
CY82C693
64-bit
128-KB)
|
PDF
|
|
|
