16V8H-7
Abstract: i3 i5 i7 processor Q11 DPDT ck06 16v8h xmtd ALCO Switch D25D TP10 B1021
Text: Brooktree Bt8222EVM Schematic J17 BDAT15 A DGND BDAT14 BDAT13 B ABUF6 ABUF5 ABUF4 ABUF3 ABUF2 NBE1 DGND R80 10K ABUF7 BWNR DNADS NCS_8220 10K FCTRL_IN7 FCTRL_IN6 FCTRL_IN5 FCTRL_IN4 FCTRL_IN3 FCTRL_IN2 FCTRL_IN1 FCTRL_IN0 FDATIN8 +5V DGND FDATIN7 FDATIN6 FDATIN5
|
Original
|
Bt8222EVM
BDAT15
BDAT14
BDAT13
Bt8222
D-P25
222B13
16V8H-7
i3 i5 i7 processor
Q11 DPDT
ck06
16v8h
xmtd
ALCO Switch
D25D
TP10
B1021
|
PDF
|
AN305
Abstract: APP305 DS2151 DS2153
Text: Maxim > App Notes > TELECOM Keywords: Bt8221, Bt8222, UTOPIA May 01, 2001 APPLICATION NOTE 305 DS2151, DS2153 Interfacing to the Brooktree Bt8221 and Bt8222 Abstract: This application note shows connection of the DS2151 T1 single chip transceiver and DS2153 E1
|
Original
|
Bt8221,
Bt8222,
DS2151,
DS2153
Bt8221
Bt8222
DS2151
AN305
APP305
|
PDF
|
DS2151
Abstract: DS2153 Brooktree
Text: COMMUNICATIONS CIRCUITS Application Note 433: May 01, 2001 App Note 305: DS2151, DS2153 Interfacing to the Brooktree Bt8221 and Bt8222 This application note shows connection of the DS2151 T1 single chip transceiver and DS2153 E1 single chip transceiver to the Brooktree Bt8221 and Bt8222 ATM Receiver/Transmitter
|
Original
|
DS2151,
DS2153
Bt8221
Bt8222
DS2151
DS2153
com/an433
Brooktree
|
PDF
|
N8222
Abstract: 28-22-21 bt8222
Text: Bt8222 ATM Transmitter/Receiver with UTOPIA Interface The Bt8222 ATM Transmitter/Receiver with UTOPIA Level 1 interface provides a single-access ATM service termination for User-to-Network UNI and Network-to-Network Interfacing (NNI) in conformance with ATM Forum UNI and NNI
|
Original
|
Bt8222
Bt8222
TR-TSV-000772,
TR-TSV-000773,
TR-NWT-000253,
T1S1/92-185;
N8222
28-22-21
|
PDF
|
A23 1101 01A
Abstract: E1-PCM-30 Bt8370KPF RJ48C EE - 19c TRANSFORMER E1-PCM-30 ch chips 65554 RDL2 MC68302 TR-303
Text: Bt8370/75/76 Fully Integrated T1/E1 Framer and Line Interface The Bt8370/75/76 is a family of single-chip transceivers for T1/E1 and Integrated Distinguishing Features Service Digital Network ISDN primary rate interfaces, operating at 1.544 Mbps or 2.048 Mbps. These devices combine a sophisticated framer, transmit and receive slip ! Single-chip T1/E1 framer with short/long
|
Original
|
Bt8370/75/76
Bt8370/75/76
Bt8370
Bt8375
Bt8376
500030B
A23 1101 01A
E1-PCM-30
Bt8370KPF
RJ48C
EE - 19c TRANSFORMER
E1-PCM-30 ch
chips 65554
RDL2
MC68302
TR-303
|
PDF
|
parallel to serial conversion
Abstract: BT8222 CY7B9514V PM5345 WAC-413
Text: fax id: 5018 ADVANCED INFORMATION CY7B9514V Quad PMD ATM Transceiver Features • SONET/SDH and ATM Compatible • Clock and data recovery from 51.84- or 155.52-MHz datastream • 155.52-MHz clock multiplication from 19.44-MHz source • 51.84-MHz clock multiplication from 6.48-MHz source
|
Original
|
CY7B9514V
52-MHz
52-MHz
44-MHz
84-MHz
48-MHz
WAC-413
parallel to serial conversion
BT8222
CY7B9514V
PM5345
|
PDF
|
BT8233EHFB
Abstract: 5969b l8233
Text: R O C K W E L L Network access S E M I C O N D U C T O R Bt8233 ATM ServiceSAR with S Y S T E M S xBR Traffic Management datasheet PROVIDING HIGH SPEED MULTIMEDIA CONNECTIONS September 1998 Bt8233 ATM ServiceSAR with xBR Traffic Management The Bt8233 Service Segmentation and Reassembly Controller integrates in a single
|
Original
|
Bt8233
Bt8233
N8233DSB
BT8233EHFB
5969b
l8233
|
PDF
|
ANSI T1.102-93
Abstract: processor cross reference 8051
Text: Bt8370/8375/8376 Fully Integrated T1/E1 Framer and Line Interface The Bt8370/8375/8376 is a family of single chip transceivers for T1/E1 and Integrated Service Digital Network ISDN primary rate interfaces, operating at 1.544 Mbps or 2.048 Mbps. These devices combine a sophisticated framer, transmit and receive slip
|
Original
|
Bt8370/8375/8376
Bt8370/8375/8376
Bt8370
Bt8375
Bt8376
N8370DSD
Bt8376)
ANSI T1.102-93
processor cross reference 8051
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7B951 Local Area Network ATM Transceiver Features • SONET/SDH and ATM Compatible • Compatible with PMC-Sierra PM5345 SUNI • Clock and data recovery from 51.84- or 155.52-MHz datastream • 155.52-MHz clock multiplication from 19.44-MHz source • 51.84-MHz clock multiplication from 6.48-MHz source
|
Original
|
CY7B951
PM5345
52-MHz
44-MHz
84-MHz
48-MHz
24-pin
CY7B951
|
PDF
|
I960CA
Abstract: CRC10 RS8234 RS8250 on-demand multicast messages
Text: RS8234 ATM ServiceSAR Plus with xBR Traffic Management The RS8234 Service Segmentation and Reassembly Controller integrates ATM terminal functions, PCI Bus Master and Slave controllers, and a UTOPIA interface with service specific functions in a single package. The ServiceSAR Controller generates and
|
Original
|
RS8234
RS8234
28234-DSH-001-B
I960CA
CRC10
RS8250
on-demand multicast messages
|
PDF
|
bip 109
Abstract: 78P7200 CN8223 CN8223EPF
Text: CN8223 ATM Transmitter/Receiver with UTOPIA Interface The CN8223 ATM Transmitter/Receiver with UTOPIA Level 1 interface provides a single-access ATM service termination for User-to-Network UNI and Network-to-Network Interfacing (NNI) in conformance with ATM Forum UNI and NNI
|
Original
|
CN8223
CN8223
TR-TSV-000772,
TR-TSV-000773,
TR-NWT-000253,
T1S1/92-185;
bip 109
78P7200
CN8223EPF
|
PDF
|
I960CA
Abstract: CN8236 CX28250EVM Bt8223
Text: CN8236 ATM ServiceSAR Plus with xBR Traffic Management The CN8236 Service Segmentation and Reassembly Controller integrates ATM terminal functions, PCI Bus Master and Slave controllers, and a UTOPIA level 1 or 2 interface with service-specific functions in a single package for AAL0, 3/4, and 5 operations.
|
Original
|
CN8236
CN8236
28236-DSH-001-B
I960CA
CX28250EVM
Bt8223
|
PDF
|
BT8222KPF
Abstract: atm header error checking 78P7200 CN8223 CN8223EPF e3 frame formatter
Text: CN8223 ATM Transmitter/Receiver with UTOPIA Interface The CN8223 ATM Transmitter/Receiver with UTOPIA Level 1 interface provides a single-access ATM service termination for User-to-Network UNI and Network-to-Network Interfacing (NNI) in conformance with ATM Forum UNI and NNI
|
Original
|
CN8223
CN8223
TR-TSV-000772,
TR-TSV-000773,
TR-NWT-000253,
T1S1/92-185;
BT8222KPF
atm header error checking
78P7200
CN8223EPF
e3 frame formatter
|
PDF
|
Untitled
Abstract: No abstract text available
Text: RS8235 Endstation ATM ServiceSAR with xBR Traffic Management The RS8235 Service Segmentation and Reassembly Controller integrates ATM terminal functions, PCI Bus Master and Slave controllers, and a UTOPIA interface with service specific functions in a single package. The ServiceSAR Controller generates and
|
Original
|
RS8235
RS8235
RS8234
RS8235;
28235-DSH-001-B
|
PDF
|
|
|
BSDL siemens
Abstract: IC 351 336 305 control IC 391 DS2172 IC CHIP 348 DS2141A DS2151 DS2152 DS2155
Text: Application Note 300 Telecom Application Notes Index www.maxim-ic.com INTRODUCTION Telecom application notes can be found in the numerical listing. This index is updated periodically to show by category what is in the numerical listing. There may be application notes in the numerical listing that are not yet
|
Original
|
DS2172/DS21372
DS2141A
DS21Q50
DS2155
DS2148,
DS21348,
DS21Q48,
DS21Q348
DS21448
DS3150
BSDL siemens
IC 351
336 305
control IC 391
DS2172
IC CHIP 348
DS2151
DS2152
|
PDF
|
Untitled
Abstract: No abstract text available
Text: RS8235 Endstation ATM ServiceSAR with xBR Traffic Management The RS8235 Service Segmentation and Reassembly Controller integrates ATM terminal functions, PCI Bus Master and Slave controllers, and a UTOPIA interface with service specific functions in a single package. The ServiceSAR Controller generates and
|
Original
|
RS8235
RS8235
RS8234
RS8235;
00407A
|
PDF
|
CN8234
Abstract: BT82
Text: RS8234 ATM ServiceSAR Plus with xBR Traffic Management The RS8234 Service Segmentation and Reassembly Controller integrates ATM terminal functions, PCI Bus Master and Slave controllers, and a UTOPIA interface with service specific functions in a single package. The ServiceSAR Controller generates and
|
Original
|
RS8234
RS8234
28234-DSH-001-A
CN8234
BT82
|
PDF
|
syn 7580
Abstract: 80960CA intel 8212 data sheet BSDE diode marking code 4n TPS 1028 1840H bicon TTL catalog Bt8215EPF
Text: Bt8215 Bidirectional Cell Buffer The Bt8215 Bidirectional Cell Buffer simplifies full-duplex communication between a 32-bit wide system bus and a 8-bit duplex peripheral bus. The buffer depth in each direction is 2048 bytes and can easily be expanded with off-theshelf FIFO parts. Special modes for buffering ATM cells are included.
|
Original
|
Bt8215
Bt8215
32-bit
53-octet
Bt8215;
syn 7580
80960CA
intel 8212 data sheet
BSDE
diode marking code 4n
TPS 1028
1840H
bicon
TTL catalog
Bt8215EPF
|
PDF
|
GG1Q
Abstract: No abstract text available
Text: 1.0 Product Description 1.1 Introduction Figure 1-1 is a detailed block diagram o f the Bt8222. For transmission from the host system, octet-wide data is input from the UTOPIA or FIFO ports. The host data is assembled into ATM cells and then formatted for serial line transmission
|
OCR Scan
|
Bt8222.
GG1Q
|
PDF
|
L8222
Abstract: OQ 051
Text: 1.0 Product Description 1.1 Introduction Figure 1-1 is a detailed block diagram of the Bt8222. For transmission from the host system, octet-wide data is input from the UTOPIA or FIFO ports. The host data is assembled into ATM cells and then formatted for serial line transmission
|
OCR Scan
|
Bt8222.
L822201
L8222
OQ 051
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 4.0 Electrical and Mechanical Specifications This chapter discusses the electrical specifications of the Bt8222, such as power requirements, temperature ranges, DC characteristics and timing. A mechanical drawing and pinout with pin descriptions are included.
|
OCR Scan
|
Bt8222,
Bt8222
160-pin
N8222DSF
Bt8222
|
PDF
|
ssy 1920
Abstract: L8222
Text: llOii 1.0 Product Description - The Bt8222 ATM Physical Interface PHY) device is a receiver/transmitter which converts several types of frames to ATM cells and vice versa. The device contains framers for DS3, E3, E4, STS-1, STS-3c nd STM-1. This chapter provides an
|
OCR Scan
|
Bt8222
Bt8222,
Bt8222.
int103
L8222
Bt8222
ssy 1920
|
PDF
|
Untitled
Abstract: No abstract text available
Text: fax id: 5018 PRELIMINARY C'i- C Y7 B9514V 3.3V Quad PMD ATM Transceiver • 100 pin TQFP Features SONET/SDH and ATM Compatible Clock and data recovery from 51.84- or 155.52-MHz data stream 155.52-MHz clock multiplication from 1 9.44-MHz source 51.84-MHz clock multiplication from 6.48-MHz source
|
OCR Scan
|
B9514V
52-MHz
44-MHz
84-MHz
48-MHz
|
PDF
|
SH 6770
Abstract: No abstract text available
Text: 1.0 Product Description 1.1 Overview The B t8 2 l5 is a bidirectional buffer with a 36-bit bidirectional port and 9-bit uni directional ports that can be configured to transfer iixed-length cells. Bach direc tion can store up to 512 36-bit words. This part, therefore, replaces eight
|
OCR Scan
|
36-bit
32-bit-wide
100-pin
Bt8215
L821501
SH 6770
|
PDF
|
