ADR420
Abstract: ADR421 ADR423 ADR425 MO-187-AA branding r06 ADR421ARMZ-REEL71
Text: Ultraprecision, Low Noise, 2.048 V/2.500 V/ 3.00 V/5.00 V XFET Voltage References ADR420/ADR421/ADR423/ADR425 FEATURES PIN CONFIGURATION Low noise 0.1 Hz to 10 Hz ADR420: 1.75 V p-p ADR421: 1.75 μV p-p ADR423: 2.0 μV p-p ADR425: 3.4 μV p-p Low temperature coefficient: 3 ppm/°C
|
Original
|
ADR420/ADR421/ADR423/ADR425
ADR420:
ADR421:
ADR423:
ADR425:
ppm/1000
ADR420
ADR421
ADR423
ADR425
MO-187-AA
branding r06
ADR421ARMZ-REEL71
|
PDF
|
ADR421
Abstract: ADR420 ADR423 ADR425 MO-187-AA 8 lead SOIC-N package
Text: Ultraprecision, Low Noise, 2.048 V/2.500 V/ 3.00 V/5.00 V XFET Voltage References ADR420/ADR421/ADR423/ADR425 FEATURES PIN CONFIGURATION Low noise 0.1 Hz to 10 Hz ADR420: 1.75 V p-p ADR421: 1.75 μV p-p ADR423: 2.0 μV p-p ADR425: 3.4 μV p-p Low temperature coefficient: 3 ppm/°C
|
Original
|
ADR420/ADR421/ADR423/ADR425
ADR420:
ADR421:
ADR423:
ADR425:
ppm/1000
ADR421
ADR420
ADR423
ADR425
MO-187-AA
8 lead SOIC-N package
|
PDF
|
ADR421
Abstract: ADR423 ADR425 ADR420 ADR421BRZ ADR423ARZ micromechanical ADR421ARMZ
Text: Ultraprecision, Low Noise, 2.048 V/2.500 V/ 3.00 V/5.00 V XFET Voltage References ADR420/ADR421/ADR423/ADR425 FEATURES PIN CONFIGURATION Low noise 0.1 Hz to 10 Hz ADR420: 1.75 V p-p ADR421: 1.75 μV p-p ADR423: 2.0 μV p-p ADR425: 3.4 μV p-p Low temperature coefficient: 3 ppm/°C
|
Original
|
ADR420/ADR421/ADR423/ADR425
ADR420:
ADR421:
ADR423:
ADR425:
ppm/1000
ADR421
ADR423
ADR425
ADR420
ADR421BRZ
ADR423ARZ
micromechanical
ADR421ARMZ
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Ultraprecision, Low Noise, 2.048 V/2.500 V/ 3.00 V/5.00 V XFET Voltage References ADR420/ADR421/ADR423/ADR425 PIN CONFIGURATION FEATURES Low noise 0.1 Hz to 10 Hz ADR420: 1.75 µV p-p ADR421: 1.75 µV p-p ADR423: 2.0 µV p-p ADR425: 3.4 µV p-p Low temperature coefficient: 3 ppm/°C
|
Original
|
ADR420/ADR421/ADR423/ADR425
ADR420:
ADR421:
ADR423:
ADR425:
ppm/1000
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Data Sheet Ultraprecision, Low Noise, 2.048 V/2.500 V/ 3.00 V/5.00 V XFET Voltage References ADR420/ADR421/ADR423/ADR425 FEATURES PIN CONFIGURATION Low noise 0.1 Hz to 10 Hz ADR420: 1.75 V p-p ADR421: 1.75 μV p-p ADR423: 2.0 μV p-p ADR425: 3.4 μV p-p
|
Original
|
ADR420/ADR421/ADR423/ADR425
ADR420:
ADR421:
ADR423:
ADR425:
ppm/1000
|
PDF
|
ADR421BRZ
Abstract: ADR420 ADR421 ADR423 ADR425 micromechanical
Text: Ultraprecision, Low Noise, 2.048 V/2.500 V/ 3.00 V/5.00 V XFET Voltage References ADR420/ADR421/ADR423/ADR425 FEATURES PIN CONFIGURATION Low noise 0.1 Hz to 10 Hz ADR420: 1.75 V p-p ADR421: 1.75 μV p-p ADR423: 2.0 μV p-p ADR425: 3.4 μV p-p Low temperature coefficient: 3 ppm/°C
|
Original
|
ADR420/ADR421/ADR423/ADR425
ADR420:
ADR421:
ADR423:
ADR425:
ppm/1000
ADR421BRZ
ADR420
ADR421
ADR423
ADR425
micromechanical
|
PDF
|
MOST25
Abstract: ADSP-21469BBCZ-3 t04 68 3 pin diode ADSP-21469 t04 68 3 pin transistor MOST50 connector ADSP-214xx MOST50 ADSP-21469KBCZ-3 t03 package transistor pin configuration
Text: SHARC Processor ADSP-21469 SUMMARY The ADSP-21469 processor is available with unique audiocentric peripherals such as the digital applications interface, DTCP digital transmission content protection protocol , serial ports, precision clock generators, S/PDIF
|
Original
|
ADSP-21469
ADSP-21469
32-bit/40-bit
324-Ball
BC-324-1
ADSP-21469KBCZ-4
MOST25
ADSP-21469BBCZ-3
t04 68 3 pin diode
t04 68 3 pin transistor
MOST50 connector
ADSP-214xx
MOST50
ADSP-21469KBCZ-3
t03 package transistor pin configuration
|
PDF
|
MOST25
Abstract: MOST50 ADSP-21469 ADSP-2146x ADSP-21160 transistor Bc 82
Text: SHARC Processor ADSP-21467/ADSP-21469 Preliminary Technical Data SUMMARY Code compatible with all other members of the SHARC family The ADSP-2146x processors are available with unique audiocentric peripherals such as the digital applications interface, DTCP digital transmission content protection
|
Original
|
ADSP-21467/ADSP-21469
ADSP-2146x
32-bit/40-bit
324-Ball
BC-324-1
PR07900-0-4/10
MOST25
MOST50
ADSP-21469
ADSP-21160
transistor Bc 82
|
PDF
|
ADSP-21469
Abstract: sharc ADSP-214xx FFT Accelerator
Text: SHARC Processor ADSP-21467/ADSP-21469 SUMMARY Available with unique audiocentric peripherals such as the digital applications interface, DTCP digital transmission content protection protocol , serial ports, precision clock generators, S/PDIF transceiver, asynchronous sample rate
|
Original
|
ADSP-21467/ADSP-21469
32-bit/40-bit
ADSP-21469BBCZ-3
ADSP-21469KBCZ-4
324-Ball
ADSP-21469
sharc ADSP-214xx FFT Accelerator
|
PDF
|
sharc accelerator IIR
Abstract: sharc ADSP-214xx FFT Accelerator ADSP-21469
Text: SHARC Processor ADSP-21467/ADSP-21469 SUMMARY Available with unique audiocentric peripherals such as the digital applications interface, DTCP digital transmission content protection protocol , serial ports, precision clock generators, S/PDIF transceiver, asynchronous sample rate
|
Original
|
ADSP-21467/ADSP-21469
32-bit/40-bit
Ord469KBCZ-4
324-Ball
BC-324-1
BC-324-1
D07900-0-12/11
sharc accelerator IIR
sharc ADSP-214xx FFT Accelerator
ADSP-21469
|
PDF
|
ADSP-21469
Abstract: No abstract text available
Text: SHARC Processor ADSP-21467/ADSP-21469 SUMMARY Available with unique audiocentric peripherals such as the digital applications interface, DTCP digital transmission content protection protocol , serial ports, precision clock generators, S/PDIF transceiver, asynchronous sample rate
|
Original
|
ADSP-21467/ADSP-21469
32-bit/40-bit
324-Ball
BC-324-1
D07900-0-12/11
ADSP-21469
|
PDF
|
Untitled
Abstract: No abstract text available
Text: a Commercial Grade SHARC Family DSP Microcomputer ADSP-21061/ADSP-21061L SUMMARY High performance signal processor for communications, graphics, and imaging applications Super Harvard Architecture Four independent buses for dual data fetch, instruction fetch, and nonintrusive I/O
|
Original
|
ADSP-21061/ADSP-21061L
32-bit
240-Lead
225-Ball
|
PDF
|
LP1 K09
Abstract: emmc Pin assignment emmc jedec emmc pcb layout A09 N03 TRANSISTOR POWER LP1 K06 saa 1900 eMMC intel emmc reboot power current ADSP-BF60X
Text: Blackfin Dual Core Embedded Processor Preliminary Technical Data ADSP-BF606/ADSP-BF607/ADSP-BF608/ADSP-BF609 FEATURES MEMORY Dual-core symmetric high-performance Blackfin processor, up to 500 MHz per core Each core contains two 16-bit MACs, two 40-bit ALUs, and a
|
Original
|
SP-BF606/ADSP-BF607/ADSP-BF608/ADSP-BF609
16-bit
40-bit
349-ball
349-Ball
BC-349-1
ADSP-BF609-ENG
PR10659-0-3/12
LP1 K09
emmc Pin assignment
emmc jedec
emmc pcb layout
A09 N03 TRANSISTOR POWER
LP1 K06
saa 1900
eMMC intel
emmc reboot power current
ADSP-BF60X
|
PDF
|
ADSP-21061LKSZ
Abstract: sad diode marking b12 RPBA 01 marking c08 ADSP-21000 ADSP-21060 ADSP-21061 ADSP-21061L ADSP-21062 Marking Code h06
Text: a Commercial Grade SHARC Family DSP Microcomputer ADSP-21061/ADSP-21061L SUMMARY High performance signal processor for communications, graphics, and imaging applications Super Harvard Architecture Four independent buses for dual data fetch, instruction fetch, and nonintrusive I/O
|
Original
|
ADSP-21061/ADSP-21061L
32-bit
240-Lead
225-Ball
ADSP-21061LKSZ
sad diode marking b12
RPBA 01
marking c08
ADSP-21000
ADSP-21060
ADSP-21061
ADSP-21061L
ADSP-21062
Marking Code h06
|
PDF
|
|
|
smd code W06
Abstract: DIODE SMD W04 52 smd V05 smd transistor w04 transistor SMD t06 DIODE SMD t04 SMD Transistors w04 DIODE SMD V05 transistor SMD w04 SMD transistor M05
Text: SHARC Digital Signal Processor ADSP-21160M/ADSP-21160N SUMMARY FEATURES High performance 32-bit DSP—applications in audio, medical, military, graphics, imaging, and communication Super Harvard architecture—4 independent buses for dual data fetch, instruction fetch, and nonintrusive, zero-overhead I/O
|
Original
|
ADSP-21160M/ADSP-21160N
32-bit
ADSP-2106x
400-Ball
smd code W06
DIODE SMD W04 52
smd V05
smd transistor w04
transistor SMD t06
DIODE SMD t04
SMD Transistors w04
DIODE SMD V05
transistor SMD w04
SMD transistor M05
|
PDF
|
ADSP 21 XXX Sharc processor
Abstract: No abstract text available
Text: a Commercial Grade SHARC DSP Microcomputer ADSP-21061/ADSP-21061L SUMMARY High performance signal processor for communications, graphics, and imaging applications Super Harvard Architecture Four independent buses for dual data fetch, instruction fetch, and nonintrusive I/O
|
Original
|
32-bit
ADSP-21061/ADSP-21061L
40-bit
SP-240-2
ADSP 21 XXX Sharc processor
|
PDF
|
Diode smd code P J06
Abstract: N714 MS3A
Text: SHARC Digital Signal Processor ADSP-21160M/ADSP-21160N SUMMARY FEATURES High performance 32-bit DSP—applications in audio, medical, military, graphics, imaging, and communication Super Harvard architecture—4 independent buses for dual data fetch, instruction fetch, and nonintrusive, zero-overhead I/O
|
Original
|
ADSP-21160M/ADSP-21160N
32-bit
ADSP-2106x
400-Ball
Diode smd code P J06
N714
MS3A
|
PDF
|
emmc pcb layout
Abstract: A09 N03 TRANSISTOR POWER PG-08 saa 1900 emmc jedec LP1 K09 ADSP-BF60X emmc 4.4 standard jedec emmc 4.41 emmc 4.3
Text: Blackfin Dual Core Embedded Processor Preliminary Technical Data ADSP-BF606/ADSP-BF607/ADSP-BF608/ADSP-BF609 FEATURES MEMORY Dual-core symmetric high-performance Blackfin processor, up to 500 MHz per core Each core contains two 16-bit MACs, two 40-bit ALUs, and a
|
Original
|
SP-BF606/ADSP-BF607/ADSP-BF608/ADSP-BF609
16-bit
40-bit
349-ball
349-Ball
BC-349-1
ADSP-BF609-ENG
PR10659-0-6/12
emmc pcb layout
A09 N03 TRANSISTOR POWER
PG-08
saa 1900
emmc jedec
LP1 K09
ADSP-BF60X
emmc 4.4 standard jedec
emmc 4.41
emmc 4.3
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Blackfin Dual Core Embedded Processor Preliminary Technical Data ADSP-BF606/ADSP-BF607/ADSP-BF608/ADSP-BF609 FEATURES MEMORY Dual-core symmetric high-performance Blackfin processor, up to 500 MHz per core Each core contains two 16-bit MACs, two 40-bit ALUs, and a
|
Original
|
SP-BF606/ADSP-BF607/ADSP-BF608/ADSP-BF609
16-bit
40-bit
ADSP-BF609-ENG
349-Ball
BC-349-1
PR10659-0-6/12
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SHARC Digital Signal Processor ADSP-21160M/ADSP-21160N SUMMARY FEATURES High performance 32-bit DSP—applications in audio, medical, military, graphics, imaging, and communication Super Harvard architecture—4 independent buses for dual data fetch, instruction fetch, and nonintrusive, zero-overhead I/O
|
Original
|
ADSP-21160M/ADSP-21160N
32-bit
ADSP-2106x
400-Ball
|
PDF
|
BC-324-1
Abstract: MOST25 MOST50 ADSP-21469W ADSP-2146x SHARC Processor Hardware Reference ADSP-21462W ADSP-21465W AD21469W ADSP-21469
Text: SHARC Processors Preliminary Technical Data SUMMARY Code compatible with all other members of the SHARC family The ADSP-2146x processors are available with unique audiocentric peripherals such as the digital applications
|
Original
|
1465W/ADSP-21467/ADSP-21469/ADSP-21469W
ADSP-2146x
32-bit/40-bit
proBC-324-1
BC-324-1
ADSP-21462BBCZ-ENG
ADSP-21467KBCZ-ENG3
ADSP-21469KBCZ-ENG
PR07900-0-11/09
BC-324-1
MOST25
MOST50
ADSP-21469W
ADSP-2146x SHARC Processor Hardware Reference
ADSP-21462W
ADSP-21465W
AD21469W
ADSP-21469
|
PDF
|
T16E6
Abstract: fet B20 p03 b09 n03 transistor A09 N03 TRANSISTOR POWER ADSP-BF561SKBCZ5002 ADSP-BF561 t03 package transistor dimension diagram branding F01 B08 REGULATOR
Text: Blackfin Embedded Symmetric Multiprocessor ADSP-BF561 FEATURES 2 internal memory-to-memory DMAs and 1 internal memory DMA controller 12 general-purpose 32-bit timers/counters with PWM capability SPI-compatible port UART with support for IrDA Dual watchdog timers
|
Original
|
ADSP-BF561
32-bit
256-Ball
297-Ball
T16E6
fet B20 p03
b09 n03 transistor
A09 N03 TRANSISTOR POWER
ADSP-BF561SKBCZ5002
ADSP-BF561
t03 package transistor dimension diagram
branding F01
B08 REGULATOR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Blackfin Embedded Symmetric Multiprocessor ADSP-BF561 FEATURES Dual symmetric 600 MHz high performance Blackfin cores 328K bytes of on-chip memory see Memory Architecture on Page 4 Each Blackfin core includes Two 16-bit MACs, two 40-bit ALUs, four 8-bit video ALUs,
|
Original
|
ADSP-BF561
16-bit
40-bit
256-ball
297-ball
32-bit
|
PDF
|
fet B20 p03
Abstract: D04696-0-6 ADSP-BF561SKBCZ5002 MO-192-AAF-1 ADSP-BF561 T16E6
Text: Blackfin Embedded Symmetric Multiprocessor ADSP-BF561 FEATURES Two internal memory-to-memory DMAs and one internal memory DMA controller 12 general-purpose 32-bit timers/counters with PWM capability SPI-compatible port UART with support for IrDA® Dual watchdog timers
|
Original
|
ADSP-BF561
32-bit
256-Ball
D04696-0-6/07
BC-256-1
B-297
fet B20 p03
D04696-0-6
ADSP-BF561SKBCZ5002
MO-192-AAF-1
ADSP-BF561
T16E6
|
PDF
|