DSC5002
Abstract: No abstract text available
Text: 256K x 36, 512K x 18 2.5V Synchronous ZBTTM SRAMs 2.5V I/O, Burst Counter Pipelined Outputs Features u 256K x 36, 512K x 18 memory configurations u Supports high performance system speed - 200 MHz Address and control signals are applied to the SRAM during one
|
Original
|
IDT71T65612/5812
IDT71T65612/5812
BG119
BQ165
x4033
DSC5002
|
PDF
|
IDT71V3576
Abstract: IDT71V3578
Text: 128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Preliminary IDT71V3576 IDT71V3578 Description 128K x 36, 256K x 18 memory configurations Supports high system speed:
|
Original
|
IDT71V3576
IDT71V3578
150MHz
133MHz
100-pin
BG119
BQ165
x4033
IDT71V3576
IDT71V3578
|
PDF
|
IDT71V2556
Abstract: IDT71V2558
Text: 128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs Preliminary IDT71V2556 IDT71V2558 Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ cycle, and two cycles later the associated data cycle occurs, be it read
|
Original
|
IDT71V2556
IDT71V2558
IDT71V2556/58
165fBGA
BG119
BQ165
x4033
IDT71V2556
IDT71V2558
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 256K x 36, 512K x 18 2.5V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Flow-Through Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Preliminary IDT71T65702 IDT71T65902 it read or write. The IDT71T65702/5902 contain address, data-in and control signal
|
Original
|
IDT71T65702
IDT71T65902
IDT71T65702/5902
IDT71T65702/5902
BG119
BQ165
x4033
|
PDF
|
IDT71V67602
Abstract: IDT71V67802
Text: 256K X 36, 512K X 18 3.3V Synchronous SRAMs 2.5V I/O, Burst Counter Pipelined Outputs, Single Cycle Deselect Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Advance Information IDT71V67602 IDT71V67802 256K x 36/512K x 18. The IDT71V676/78 SRAMs contain write, data,
|
Original
|
IDT71V67602
IDT71V67802
36/512K
IDT71V676/78
IDT71V67602/7802
BQ165
BG119
x4033
IDT71V67602
IDT71V67802
|
PDF
|
IDT71T67702
Abstract: IDT71T67902
Text: 256K X 36, 512K X 18 Advance 2.5V Synchronous SRAMs Information 2.5V I/O, Burst Counter IDT71T67702 Flow-Through Outputs, Single Cycle Deselect IDT71T67902 Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ data, address and control registers. There are no registers in the data
|
Original
|
IDT71T67702
IDT71T67902
IDT71T67702/7902
BQ165
BG119
x4033
IDT71T67702
IDT71T67902
|
PDF
|
71V2578
Abstract: No abstract text available
Text: 128K X 36, 256K X 18 3.3V Synchronous SRAMs 2.5V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ IDT71V2576S IDT71V2578S IDT71V2576SA IDT71V2578SA Description 128K x 36, 256K x 18 memory configurations
|
Original
|
IDT71V2576S
IDT71V2578S
IDT71V2576SA
IDT71V2578SA
150MHz
133MHz
100-pin
x4033
71V2578
|
PDF
|
A23 1101 01A
Abstract: No abstract text available
Text: 128K x 36, 256K x 18, 3.3V Synchronous ZBT SRAMs 3.3V I/O, Burst Counter, Flow-Through Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ IDT71V3557S IDT71V3559S IDT71V3557SA IDT71V3559SA it read or write. The IDT71V3557/59 contain address, data-in and control signal
|
Original
|
IDT71V3557S
IDT71V3559S
IDT71V3557SA
IDT71V3559SA
IDT71V3557/59
IDT71V3557/59
BG119
BQ165
BQ165
A23 1101 01A
|
PDF
|
71V67603
Abstract: 71V67803
Text: 256K X 36, 512K X 18 3.3V Synchronous SRAMs 3.3V I/O, Burst Counter Pipelined Outputs, Single Cycle Deselect Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ IDT71V67603 IDT71V67803 256K x 36/512K x 18. The IDT71V67603/7803 SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to
|
Original
|
IDT71V67603
IDT71V67803
36/512K
IDT71V67603/7803
133-166MHz
166MHz
150Mhz
133MHz
71V67603
71V67803
|
PDF
|
IDT71T75602
Abstract: IDT71T75802 71T75802
Text: 512K x 36, 1M x 18 2.5V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Advance Information IDT71T75602 IDT71T75802 Description 512K x 36, 1M x 18 memory configurations Supports high performance system speed - 225 MHz
|
Original
|
IDT71T75602
IDT71T75802
200MHz
225MHz
x4033
IDT71T75602
IDT71T75802
71T75802
|
PDF
|
IDT71V25761
Abstract: IDT71V25781 71V25761 71V2578
Text: 128K X 36, 256K X 18 3.3V Synchronous SRAMs 2.5V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ IDT71V25761 IDT71V25781 Description 128K x 36, 256K x 18 memory configurations Supports high system speed:
|
Original
|
IDT71V25761
IDT71V25781
200MHz
183MHz
166MHz
100-pin
BG119
BQ165
IDT71V25761
IDT71V25781
71V25761
71V2578
|
PDF
|
IDT71V65702
Abstract: IDT71V65902
Text: 256K x 36, 512K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Flow-Through Outputs Preliminary IDT71V65702 IDT71V65902 Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ 256K x 36, 512K x 18 memory configurations Supports high performance system speed - 100 MHz
|
Original
|
IDT71V65702
IDT71V65902
BG119
BQ165
IDT71V656xx
IDT71V658xx
x4033
IDT71V65702
IDT71V65902
|
PDF
|
IDT71T75702
Abstract: IDT71T75902
Text: 512K x 36, 1M x 18 2.5V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Flow-Through Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Advance Information IDT71T75702 IDT71T75902 The IDT71T75702/902 contain address, data-in and control signal
|
Original
|
IDT71T75702
IDT71T75902
IDT71T75702/902
IDT71T75702/902
100-pin
x4033
IDT71T75702
IDT71T75902
|
PDF
|
IDT71T75702
Abstract: IDT71T75902
Text: 512K x 36, 1M x 18 2.5V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Flow-Through Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Advance Information IDT71T75702 IDT71T75902 The IDT71T75702/902 contain address, data-in and control signal
|
Original
|
IDT71T75702
IDT71T75902
IDT71T75702/902
IDT71T75702/902
BQ165
x4033
IDT71T75702
IDT71T75902
|
PDF
|
|
|
IDT71V2557
Abstract: IDT71V2557S IDT71V2557SA IDT71V2559S IDT71V2559SA
Text: 128K x 36, 256K x 18, 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter, Flow-Through Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ IDT71V2557S IDT71V2559S IDT71V2557SA IDT71V2559SA it read or write. The IDT71V2557/59 contain address, data-in and control signal
|
Original
|
IDT71V2557S
IDT71V2559S
IDT71V2557SA
IDT71V2559SA
IDT71V2557/59
IDT71V2557/59
BQ165
IDT71V2557
IDT71V2557S
IDT71V2557SA
IDT71V2559S
IDT71V2559SA
|
PDF
|
MA4875
Abstract: No abstract text available
Text: 128K x 36 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ IDT71V2556S/XS IDT71V2556SA/XSA Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read
|
Original
|
IDT71V2556S/XS
IDT71V2556SA/XSA
MA4875
|
PDF
|
71V25761
Abstract: 71V2578
Text: 128K X 36, 256K X 18 3.3V Synchronous SRAMs 2.5V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ IDT71V25761S IDT71V25781S IDT71V25761SA IDT71V25781SA Description 128K x 36, 256K x 18 memory configurations
|
Original
|
IDT71V25761S
IDT71V25781S
IDT71V25761SA
IDT71V25781SA
200MHz
183MHz
166MHz
71V25761
71V2578
|
PDF
|
IDT71V3548
Abstract: 71V3558
Text: 256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O, Burst Counter Pipelined Outputs Preliminary IDT71V3548 Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ clock cycle, and two cycles later the associated data cycle occurs, be it read or write. The IDT71V3548 contain data I/O, address and control signal
|
Original
|
IDT71V3548
IDT71V3548
BQ165
BG119
x4033
71V3558
|
PDF
|
71V2557
Abstract: IDT71V2557 IDT71V2559
Text: 128K x 36, 256K x 18, 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter, Flow-Through Outputs Preliminary IDT71V2557 IDT71V2559 Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ 128K x 36, 256K x 18 memory configurations Supports high performance system speed - 100 MHz
|
Original
|
IDT71V2557
IDT71V2559
100-pin
BG119,
BQ165
BG119
x4033
71V2557
IDT71V2557
IDT71V2559
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 256K x 36, 512K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Preliminary IDT71V65612 IDT71V65812 Address and control signals are applied to the SRAM during one clock
|
Original
|
IDT71V65612
IDT71V65812
IDT71V65612/5812
IDT71V65612/5812
BG119
BQ165
IDT71V656xx
IDT71V658xx
|
PDF
|
5310
Abstract: gw 340 input id IDT71V67603 IDT71V67802 IDT71V67803 71V67603 71V67803
Text: 256K X 36, 512K X 18 3.3V Synchronous SRAMs 3.3V I/O, Burst Counter Pipelined Outputs, Single Cycle Deselect Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ IDT71V67603 IDT71V67803 256K x 36/512K x 18. The IDT71V67603/7803 SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to
|
Original
|
IDT71V67603
IDT71V67803
36/512K
IDT71V67603/7803
150Mhz
133MHz
166MHz
166MHz
Updated165fBGA
5310
gw 340 input id
IDT71V67603
IDT71V67802
IDT71V67803
71V67603
71V67803
|
PDF
|
O2-A2
Abstract: IDT71V65602 IDT71V65802 71V65602
Text: 256K x 36, 512K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ IDT71V65602 IDT71V65802 Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write.
|
Original
|
IDT71V65602
IDT71V65802
IDT71V65602/5802
IDT71V65602/5802
119BGA
O2-A2
IDT71V65602
IDT71V65802
71V65602
|
PDF
|
IDT71V67703
Abstract: IDT71V67903 71V67903
Text: 256K X 36, 512K X 18 IDT71V67703 3.3V Synchronous SRAMs IDT71V67903 3.3V I/O, Burst Counter Flow-Through Outputs, Single Cycle Deselect Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ data, address and control registers. There are no registers in the data output path flow-through architecture . Internal logic allows the SRAM to
|
Original
|
IDT71V67703
IDT71V67903
IDT71V67703/7903
BG119
119BGS
IDT71V67703
IDT71V67903
71V67903
|
PDF
|
IDT71V2577S
Abstract: IDT71V2577SA IDT71V2579S IDT71V2579SA
Text: 128K x 36, 256K x 18 3.3V Synchronous SRAMs 2.5V I/O, Flow-Through Outputs Burst Counter, Single Cycle Deselect Description Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ IDT71V2577S IDT71V2579S IDT71V2577SA IDT71V2579SA The IDT71V2577/79 are high-speed SRAMs organized as
|
Original
|
IDT71V2577S
IDT71V2579S
IDT71V2577SA
IDT71V2579SA
IDT71V2577/79
36/256K
IDT71V2577S
IDT71V2577SA
IDT71V2579S
IDT71V2579SA
|
PDF
|