CD4093B-Q1
Abstract: 15-V AEC-Q100 CD4093B CD4093BQM96Q1 Q100
Text: CD4093BĆQ1 CMOS QUAD 2ĆINPUT NAND SCHMITT TRIGGER SCLS608 − MARCH 2005 D Qualification in Accordance With D D D D D D D D 100% Tested for Quiescent Current at 20 V D Maximum Input Current of 1mA at 18 V Over AEC-Q100† Qualified for Automotive Applications
|
Original
|
CD4093BQ1
SCLS608
AEC-Q100
CD4093B-Q1
15-V
AEC-Q100
CD4093B
CD4093BQM96Q1
Q100
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CD4093BĆQ1 CMOS QUAD 2ĆINPUT NAND SCHMITT TRIGGER SCLS608 − MARCH 2005 D Qualification in Accordance With D D D D D D D D 100% Tested for Quiescent Current at 20 V D Maximum Input Current of 1mA at 18 V Over AEC-Q100† Qualified for Automotive Applications
|
Original
|
CD4093BQ1
SCLS608
AEC-Q100
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CD4093BĆQ1 CMOS QUAD 2ĆINPUT NAND SCHMITT TRIGGER SCLS608 − MARCH 2005 D Qualification in Accordance With D D D D D D D D 100% Tested for Quiescent Current at 20 V D Maximum Input Current of 1mA at 18 V Over AEC-Q100† Qualified for Automotive Applications
|
Original
|
CD4093BÄ
SCLS608
AEC-Q100â
|
PDF
|
CD4093B
Abstract: 15-V AEC-Q100 CD4093BQM96Q1 books schmitt trigger cmos
Text: CD4093BĆQ1 CMOS QUAD 2ĆINPUT NAND SCHMITT TRIGGER SCLS608A − MARCH 2005 − REVISED APRIL 2008 D Qualified for Automotive Applications D Schmitt-Trigger Action on Each Input With D 5-V, 10-V, and 15-V Parametric Ratings D ESD Protection Level Per AEC-Q100
|
Original
|
CD4093BQ1
SCLS608A
AEC-Q100
000-V
CD4093B
15-V
AEC-Q100
CD4093BQM96Q1
books schmitt trigger cmos
|
PDF
|
15-V
Abstract: AEC-Q100 CD4093B CD4093BQM96Q1
Text: CD4093BĆQ1 CMOS QUAD 2ĆINPUT NAND SCHMITT TRIGGER SCLS608A − MARCH 2005 − REVISED APRIL 2008 D Qualified for Automotive Applications D Schmitt-Trigger Action on Each Input With D 5-V, 10-V, and 15-V Parametric Ratings D ESD Protection Level Per AEC-Q100
|
Original
|
CD4093BQ1
SCLS608A
AEC-Q100
000-V
15-V
AEC-Q100
CD4093B
CD4093BQM96Q1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CD4093BĆQ1 CMOS QUAD 2ĆINPUT NAND SCHMITT TRIGGER SCLS608 − MARCH 2005 D Qualification in Accordance With D D D D D D D D 100% Tested for Quiescent Current at 20 V D Maximum Input Current of 1mA at 18 V Over AEC-Q100† Qualified for Automotive Applications
|
Original
|
CD4093BQ1
SCLS608
AEC-Q100
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CD4093B-Q1 CMOS QUAD 2-INPUT NAND SCHMITT TRIGGER SCLS608A − MARCH 2005 − REVISED APRIL 2008 D Qualified for Automotive Applications D Schmitt-Trigger Action on Each Input With D D D D D D D 5-V, 10-V, and 15-V Parametric Ratings D ESD Protection Level Per AEC-Q100
|
Original
|
CD4093B-Q1
SCLS608A
AEC-Q100
000-V
1000m
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CD4093B-Q1 CMOS QUAD 2-INPUT NAND SCHMITT TRIGGER SCLS608A − MARCH 2005 − REVISED APRIL 2008 D Qualified for Automotive Applications D Schmitt-Trigger Action on Each Input With D D D D D D D 5-V, 10-V, and 15-V Parametric Ratings D ESD Protection Level Per AEC-Q100
|
Original
|
CD4093B-Q1
SCLS608A
AEC-Q100
000-V
|
PDF
|
CD4093BQ
Abstract: No abstract text available
Text: CD4093BĆQ1 CMOS QUAD 2ĆINPUT NAND SCHMITT TRIGGER SCLS608 − MARCH 2005 D Qualification in Accordance With D D D D D D D D 100% Tested for Quiescent Current at 20 V D Maximum Input Current of 1mA at 18 V Over AEC-Q100† Qualified for Automotive Applications
|
Original
|
CD4093BQ1
SCLS608
AEC-Q100
CD4093BQ
|
PDF
|
15-V
Abstract: AEC-Q100 CD4093B CD4093BQM96Q1 aSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER IN astable Multivibrator 74
Text: CD4093BĆQ1 CMOS QUAD 2ĆINPUT NAND SCHMITT TRIGGER SCLS608A − MARCH 2005 − REVISED APRIL 2008 D Qualified for Automotive Applications D Schmitt-Trigger Action on Each Input With D 5-V, 10-V, and 15-V Parametric Ratings D ESD Protection Level Per AEC-Q100
|
Original
|
CD4093BQ1
SCLS608A
AEC-Q100
000-V
15-V
AEC-Q100
CD4093B
CD4093BQM96Q1
aSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER IN
astable Multivibrator 74
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CD4093B-Q1 CMOS QUAD 2-INPUT NAND SCHMITT TRIGGER SCLS608A − MARCH 2005 − REVISED APRIL 2008 D Qualified for Automotive Applications D Schmitt-Trigger Action on Each Input With D D D D D D D 5-V, 10-V, and 15-V Parametric Ratings D ESD Protection Level Per AEC-Q100
|
Original
|
CD4093B-Q1
SCLS608A
AEC-Q100
000-V
1000ti
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CD4093B-Q1 CMOS QUAD 2-INPUT NAND SCHMITT TRIGGER SCLS608A − MARCH 2005 − REVISED APRIL 2008 D Qualified for Automotive Applications D Schmitt-Trigger Action on Each Input With D D D D D D D 5-V, 10-V, and 15-V Parametric Ratings D ESD Protection Level Per AEC-Q100
|
Original
|
CD4093B-Q1
SCLS608A
AEC-Q100
000-V
|
PDF
|
d4093
Abstract: No abstract text available
Text: CD4093BĆQ1 CMOS QUAD 2ĆINPUT NAND SCHMITT TRIGGER SCLS608 − MARCH 2005 D Qualification in Accordance With D D D D D D D D 100% Tested for Quiescent Current at 20 V D Maximum Input Current of 1mA at 18 V Over AEC-Q100† Qualified for Automotive Applications
|
Original
|
CD4093BQ1
SCLS608
AEC-Q100
d4093
|
PDF
|
MM74C914
Abstract: No abstract text available
Text: MM54C914,MM74C914 MM54C914 MM74C914 Hex Schmitt Trigger with Extended Input Voltage Literature Number: SNOS344A MM54C914 MM74C914 Hex Schmitt Trigger with Extended Input Voltage Features The MM54C914 MM74C914 is a monolithic CMOS Hex Schmitt trigger with special input protection scheme This
|
Original
|
MM54C914
MM74C914
MM74C914
SNOS344A
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: CD40106BC,CD40106BM CD40106BM/CD40106BC Hex Schmitt Trigger Literature Number: SNOS353B CD40106BM CD40106BC Hex Schmitt Trigger General Description Features The CD40106B Hex Schmitt Trigger is a monolithic complementary MOS CMOS integrated circuit constructed with N
|
Original
|
CD40106BC
CD40106BM
CD40106BM/CD40106BC
SNOS353B
CD40106BM
CD40106B
|
PDF
|
nand schmit trigger
Abstract: application circuits of ic 74hc132
Text: [ /Title CD74 HC132 , CD74 HCT13 2 /Subject (High Speed CMOS Logic Quad 2-Input NAND Schmit CD54/74HC132, CD54/74HCT132 Data sheet acquired from Harris Semiconductor SCHS145B High Speed CMOS Logic Quad 2-Input NAND Schmitt Trigger August 1997 - Revised December 2002
|
Original
|
CD54/74HC132,
CD54/74HCT132
SCHS145B
HC132
HCT132
HC132
HCT13
59628984502CA
CD54HC132F3A
5962View
nand schmit trigger
application circuits of ic 74hc132
|
PDF
|
74AC11013
Abstract: 74AC11013D 74AC11013N
Text: 74AC11013 DUAL 4-INPUT POSITIVE-NAND SCHMITT TRIGGER SCAS112 – MARCH 1990 – REVISED APRIL 1993 • • • • • • • • D OR N PACKAGE TOP VIEW Operation From Very Slow Edges Improved Line-Receiving Characteristics High Noise Immunity Flow-Through Architecture Optimizes PCB
|
Original
|
74AC11013
SCAS112
500-mA
300-mil
74AC11013
74AC11013D
74AC11013N
|
PDF
|
74AC11013
Abstract: No abstract text available
Text: 74AC11013 DUAL 4-INPUT POSITIVE-NAND SCHMITT TRIGGER SCAS112 – MARCH 1990 – REVISED APRIL 1993 • • • • • • • • D OR N PACKAGE TOP VIEW Operation From Very Slow Edges Improved Line-Receiving Characteristics High Noise Immunity Flow-Through Architecture Optimizes PCB
|
Original
|
74AC11013
SCAS112
500-mA
300-mil
|
PDF
|
74AC11013
Abstract: No abstract text available
Text: 74AC11013 DUAL 4-INPUT POSITIVE-NAND SCHMITT TRIGGER SCAS112 – MARCH 1990 – REVISED APRIL 1993 • • • • • • • • D OR N PACKAGE TOP VIEW Operation From Very Slow Edges Improved Line-Receiving Characteristics High Noise Immunity Flow-Through Architecture Optimizes PCB
|
Original
|
74AC11013
SCAS112
500-mA
300-mil
74AC11013
|
PDF
|
74AC11013
Abstract: No abstract text available
Text: 74AC11013 DUAL 4-INPUT POSITIVE-NAND SCHMITT TRIGGER SCAS112 – MARCH 1990 – REVISED APRIL 1993 • • • • • • • • D OR N PACKAGE TOP VIEW Operation From Very Slow Edges Improved Line-Receiving Characteristics High Noise Immunity Flow-Through Architecture Optimizes PCB
|
Original
|
74AC11013
SCAS112
500-mA
300-mil
|
PDF
|
CMOS-9HD
Abstract: IC Ensemble 130288 upd65342 14047 FO0213 UPD65569 CMOS-10HD
Text: 0.25 µm CMOS Gate Array CMOS-10HD Family ray r a e t S ga f 2.5/1.8V O M C o e m g µ a t 5 l vo 0.2 y l d p e e p p u -s r-s h e g i w h o , p al sity n n r e e d t n High ting low i r o p p u S New s t c u Prod FEATURES The CMOS-10HD family is a channel-less gate array to which a 0.25 µm CMOS process has been applied. This family
|
Original
|
CMOS-10HD
A15416EJ1V0PF00
CMOS-9HD
IC Ensemble
130288
upd65342
14047
FO0213
UPD65569
|
PDF
|
74AC11013
Abstract: No abstract text available
Text: 74AC11013 DUAL 4ĆINPUT POSITIVEĆNAND SCHMITT TRIGGER ą SCAS112 − MARCH 1990 − REVISED APRIL 1993 • • • • • • • • D OR N PACKAGE TOP VIEW Operation From Very Slow Edges Improved Line-Receiving Characteristics High Noise Immunity Flow-Through Architecture Optimizes PCB
|
Original
|
74AC11013
SCAS112
500-mA
300-mil
|
PDF
|
sharp ir sensor for TV
Abstract: No abstract text available
Text: LZ93B53 SHARP LZ93B53 Synchronous Signal Generator for CCD PIN CONNECTIONS DISCRIPTION The LZ93B53 is a CMOS synchronous signal generator LSI which provides B/W TV synchro nous puises and video signal processing puises, in combination with the timing signal generator
|
OCR Scan
|
LZ93B53
LZ93B53
LZ93N61,
LZ95F50,
LZ93F33)
18-PIN
MFP018-P)
sharp ir sensor for TV
|
PDF
|
Untitled
Abstract: No abstract text available
Text: büaôôn G O D OT Bi e?H « mrl MPD8020 CMOS/DMOS SEMICUSTOM HIGH VOLTAGE ARRAY CONCEPT FEATURES The MPD8020 is a monolithic I.C. semiconductor array of low voltage CMOS analog and digital circuits on the same chip with high voltage DMOS power transistors.
|
OCR Scan
|
MPD8020
MPD8020
|
PDF
|