coded mark inversion 1994
Abstract: MC100SX1230 MC100SX1230-D
Text: MOTOROLA Order this document from Logic Marketing SEMICONDUCTOR TECHNICAL DATA Advance Information MC100SX1230 CMI Coder/Decoder The MC100SX1230 device consists of a Binary to CMI Coder and CMI to Binary Decoder with integrated loop back capability. The device is
|
Original
|
MC100SX1230
MC100SX1230
28-Pi
MC100SX1230/D*
MC100SX1230/D
BR1334
coded mark inversion 1994
MC100SX1230-D
|
PDF
|
MC100SX1230
Abstract: No abstract text available
Text: MOTOROLA Order this document from Logic Marketing SEMICONDUCTOR TECHNICAL DATA Advance Information MC100SX1230 CMI Coder/Decoder The MC100SX1230 device consists of a Binary to CMI Coder and CMI to Binary Decoder with integrated loop back capability. The device is
|
Original
|
MC100SX1230
MC100SX1230
28-Pi
MC100SX1230/D*
MC100SX1230/D
BR1334
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MC100SX1230 Advance Information CMI Coder/Decoder The MC100SX1230 device consists of a Binary to CMI Coder and CMI to Binary Decoder with integrated loop back capability. The device is designed for CMI Code Mark Inversion interfaces in transmission applications supporting either 139.26 Mbit/s E4 or
|
Original
|
MC100SX1230
MC100SX1230/D
|
PDF
|
57KHz coder
Abstract: EN50067
Text: ITU-R BS.450-1 FM Stereo Coder With ITU-R BS.643-1 RDS, ARI, and SCA by M.B. International S.r.l. Software Overview The FM Stereo coder takes two audio signals, left and right channel, binary coded in accordance to AES/EBU standard and returns a complete stereo multiplex signal,
|
Original
|
38-kHz
57-kHz
57KHz coder
EN50067
|
PDF
|
FM STEREO CODER
Abstract: ITU-R 450-1
Text: ITU-R BS.450-1 FM Stereo Coder by M.B. International S.r.l. Software Overview The FM Stereo coder takes two audio signals, left and right channel, binary coded in accordance to AES/EBU standard and returns a complete stereo multiplex signal, composed of a sum signal, a pilot tone at
|
Original
|
38-kHz
FM STEREO CODER
ITU-R
450-1
|
PDF
|
3887 charging IC
Abstract: contact image sensor human detection sensors circuit weight sensor circuit 3887 a40 canton A41 sensor diffusion mass transfer NAME THE CIRCUIT OF SENSOR M64291
Text: M66335FP Facsimile Image Data Processor REJ03F0276-0200 Rev.2.00 Jun 16, 2008 Description The M66335 is a facsimile image processing controller to turn into binary signals analog signals which have been output through photo-electric conversion by the image sensor.
|
Original
|
M66335FP
REJ03F0276-0200
M66335
3887 charging IC
contact image sensor
human detection sensors circuit
weight sensor circuit
3887
a40 canton
A41 sensor
diffusion mass transfer
NAME THE CIRCUIT OF SENSOR
M64291
|
PDF
|
M80286
Abstract: M8087 K26312 m80c287 8086 opcode sheet 20.1 M80287 M8086 M80C286 fpu coprocessor 8086 opcode sheet with mnemonics free
Text: M80C287 80-BIT CHMOS III NUMERIC PROCESSOR EXTENSION Military Y High Performance 80-Bit Internal Architecture Y Implements ANSI IEEE Standard 7541985 for Binary Floating-Point Arithmetic Y Implements Extended M387 Numerics Coprocessor Instruction Set Y Two to Three Times M8087 M80287
|
Original
|
M80C287
80-BIT
M8087
M80287
40-pin
M80287
ASM286
ASM86
M80286
K26312
m80c287
8086 opcode sheet 20.1
M8086
M80C286
fpu coprocessor
8086 opcode sheet with mnemonics free
|
PDF
|
EFB7446
Abstract: E2 hdb3 HDB3 HDB3 E2 E1 HDB3 HDB3 coding Thomson ceramic capacitor binary coder
Text: THOMSON SEMICONDUCTEURS E FB 7446 HDB3-BIIMARY TRANSCODER HDB3-BINARY TRANSCODER HDB3-binary CODER/DECODER. Bipolar binary CODER/DECODER. Standard PCM clock frequency. Transmission errors detection. Standard supply voltage ± 5 V. Low power CMOS. BLOCK DIAGRAM
|
OCR Scan
|
EFB7446
CB-79
EFB7446
E2 hdb3
HDB3
HDB3 E2
E1 HDB3
HDB3 coding
Thomson ceramic capacitor
binary coder
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA O rder this docum ent from Logic M arketing SEMICONDUCTOR TECHNICAL DATA Advance Information MC1OOSX12 3 0 CM I Coder/Decoder The MC100SX1230 device consists of a Binary to CMI Coder and CMI to Binary Decoder with integrated loop back capability. The device is
|
OCR Scan
|
MC1OOSX12
MC100SX1230
|
PDF
|
Untitled
Abstract: No abstract text available
Text: G LO S S A R Y INTEGRATED SERVICES DIGITAL NETWORK 2B1Q - Line code in which two binary bits are converted into one quaternary symbol fortransm ission across the U interface. Specified by ANSI and ETSI. 4B3T - Line code in which four binary bits are converted into three ternary symbols fortransm ission across
|
OCR Scan
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA O rde r th is d o c u m e n t from L o g ic M arke tin g S E M I C O N D U C T O R T E C H N IC A L DATA Advance Information M C1O O SX1230 C M I Coder/Decoder The MC100SX1230 device consists of a Binary to CMI Coder and CMI to Binary Decoder with integrated loop back capability. The device is
|
OCR Scan
|
MC100SX1230
00SX1
230/D
MC100SX1230/D
|
PDF
|
cd4017 application
Abstract: sr flip flop CD4017 divide by 60 counter ICAN-6166 CD4017A CD4017 CD4017 gate diagram CD4017 features application of i CD4017 RCA-CD4017A
Text: CD4017A Types CMOS Decade Counter/Divider operation. 2-input decimal decode gating, and spike-free decoded outputs. Anti-lock gating is provided, thus assuring proper Plus 10 Decoded Decimal Outputs Johnson decade counter and an output de coder which converts the Johnson binary
|
OCR Scan
|
CD4017A
RCA-CD4017A
cd4017 application
sr flip flop
CD4017 divide by 60 counter
ICAN-6166
CD4017
CD4017 gate diagram
CD4017 features
application of i CD4017
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LS TTL DN74LS Series DN74LS139 DN74LS139 Dual 2 -lin e to 4 -lin e Decoders / Demultiplexers H Description P -2 D N 74LS139 contains tw o 2-bit binary to quaternary de coder/dem ultiplexer circuits, each w ith independent enable input term inals. • Features
|
OCR Scan
|
DN74LS
DN74LS139
74LS139
16-pin
|
PDF
|
M803
Abstract: D1351 M17S 1387T M80286 i387 i386 ex board M8038 i386 SL
Text: in te i MILITARY ¡387 MATH COPROCESSOR • Full-Range Transcendental Operations for SINE, COSINE, TANGENT, ARCTANGENT and LOGARITHM High Performance 80-Bit Internal Architecture Implements ANSI/IEEE Standard 7541985 for Binary Floating-Point Arithmetic
|
OCR Scan
|
387TM
Virtual-8086
80-Bit
68-Pin
68-Lead
M8087/M80287
M8087
M80287
386tm
M803
D1351
M17S
1387T
M80286
i387
i386 ex board
M8038
i386 SL
|
PDF
|
|
|
DN74LS139
Abstract: SO-16D
Text: LS TTL DN74LS Series DN74LS139 DN74LS139 Kj 7 4 . ls Dual 2 - lin e to 4 - lin e D ecoders / D em ultiplexers • Description D N74LS139 contains two 2-bit binary to quaternary de coder/dem ultiplexer circuits, each w ith independent enable in put term inals.
|
OCR Scan
|
DN74LS
DN74LS139
DN74LS139
16-pin
SO-16D)
SO-16D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: intei 387 DX MATH COPROCESSOR High Performance 80-Bit Internal Architecture Upward Object-Code Compatible from 8087 and 80287 Implements ANSI/IEEE Standard 7541985 for Binary Floating-Point Arithmetic Full-Range Transcendental Operations for SINE, COSINE, TANGENT,
|
OCR Scan
|
80-Bit
Virtual-8086
64-Bit
18-Digit
ASM286
387TM
|
PDF
|
DN74LS139
Abstract: MA161
Text: I LS T T L DN74LS Series DN74LS139 DN74LS139 Dual 2 - lin e to 4 - lin e D ecoders / D em ultiplexers I Description P -2 D N 74LS139 contains tw o 2-bit binary to quaternary de coder/dem ultiplexer circuits, each w ith independent enable input term inals.
|
OCR Scan
|
DN74LS
DN74LS139
DN74LS139
16-pin
SO-16D)
MA161
|
PDF
|
8086 opcode sheet with mnemonics free
Abstract: 1226d 80286 microprocessor pin out diagram 8086 Programmers Reference Manual 8086 opcode sheet free 80287 microprocessor block diagram and pin diagram Opcode list of 8086 microprocessor 80287
Text: intgl lntel387TM DX MATH COPROCESSOR High Performance 80-Bit Internal Architecture • Upward Object-Code Compatible from 8087 and 80287 Implements ANSI/IEEE Standard 7541985 for Binary Floating-Point Arithmetic l Full-Range Transcendental Operations for SINE, COSINE, TANGENT,
|
OCR Scan
|
lntel387TM
Virtual-8086
lntel386TM
80-Bit
68-Pin
Hz-33
ASM286
8086 opcode sheet with mnemonics free
1226d
80286 microprocessor pin out diagram
8086 Programmers Reference Manual
8086 opcode sheet free
80287 microprocessor block diagram and pin diagram
Opcode list of 8086 microprocessor
80287
|
PDF
|
8086 opcode sheet add
Abstract: ac 1506-50 8087 microprocessor block diagram and pin diagram Opcode list of 8086 microprocessor D31-DO 80287 microprocessor block diagram intel386
Text: lntel387TM DX MATH COPROCESSOR • High Performance 80-Bit Internal Architecture ■ Upward Object-Code Compatible from 8087 and 80287 ■ Implements ANSI/IEEE Standard 7541985 for Binary Floating-Point Arithmetic ■ Full-Range Transcendental Operations for SINE, COSINE, TANGENT,
|
OCR Scan
|
lntel387
80-Bit
64-Bit
18-Digit
Virtual-8086
ASM86
ASM286
8086 opcode sheet add
ac 1506-50
8087 microprocessor block diagram and pin diagram
Opcode list of 8086 microprocessor
D31-DO
80287 microprocessor block diagram
intel386
|
PDF
|
PS1J
Abstract: No abstract text available
Text: in y lntel387TM DX MATH COPROCESSOR High Performance 80-Bit Internal Architecture I Upward Object-Code Compatible from 8087 and 80287 Implements ANSI/IEEE Standard 7541985 for Binary Floating-Point Arithmetic I Full-Range Transcendental Operations for SINE, COSINE, TANGENT,
|
OCR Scan
|
lntel387TM
80-Bit
Intei386â
80-Bit
64-Bit
18-Digit
Virtual-8086
ASM86
ASM286
PS1J
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ir r te * * MILITARY 387 80-BIT CHMOS NUMERIC PROCESSOR EXTENSION Military Full-Range Transcendental Operations for SINE, COSINE, TANGENT, ARCTANGENT and LOGARITHM High Performance 80-Bit Internal Architecture • Implements ANSI/IEEE Standard 7541985 for Binary Floating-Point
|
OCR Scan
|
80-BIT
Virtual-8086
M8087/M80287
M8087
M80287
M386tm
60-Bit
ASM86
|
PDF
|
Untitled
Abstract: No abstract text available
Text: intJ 80C187 80-BIT MATH COPROCESSOR • High Performance 80-Bit Internal Architecture ■ Implements ANSI/IEEE Standard 7541985 for Binary Floating-Point Arithmetic ■ Upward Object-Code Compatible from 8087 ■ Fully Compatible with 387DX and 387SX Math Coprocessors. Implements all 387
|
OCR Scan
|
80C187
80-BIT
387DX
387SX
80C186
80C186/80C187
80C186â
64-Bit
|
PDF
|
dm74ls155n
Abstract: 54LS155DMQB 54LS155FMQB 54LS155LMQB DM54LS155J DM54LS155W LS155 LS156
Text: LS155*LS156 National Semiconductor 54LS155/DM54LS155/DM74LS155, 54LS156/DM54LS156/DM74LS156 Dual 2-Line to 4-Line Decoders/Demultiplexers General Description Features These TTL circuits feature dual 1-line-to-4-line demultiplex ers with individual strobes and common binary-address in
|
OCR Scan
|
54LS155/DM54LS155/DM74LS155,
54LS156/DM54LS156/DM74LS156
16-pin
TL/F/6395-2
dm74ls155n
54LS155DMQB
54LS155FMQB
54LS155LMQB
DM54LS155J
DM54LS155W
LS155
LS156
|
PDF
|
Untitled
Abstract: No abstract text available
Text: intei lntel387TM DX MATH COPROCESSOR High Performance 80-Bit Internal Architecture I Upward Object-Code Compatible from ' 8087 and 80287 Implements ANSI/IEEE Standard 7541985 for Binary Floating-Point Arithmetic Expands lntei386TM DX CPU Data Types to Include 32-, 64-, 80-Bit
|
OCR Scan
|
lntel387TM
80-Bit
lntei386TM
80-Bit
64-Bit
18-Digit
Virtual-8086
ASM286
Intel387â
|
PDF
|
