Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    B010011 Search Results

    B010011 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    10G BERT

    Abstract: circuit diagram of rf transmitter and receiver HD-SDI over sdh SDH 209 remote control transmitter and receiver circuit 5 channel RF transmitter and Receiver circuit CDR 211 AC circuit diagram of PPM transmitter and receiver circuit diagram video transmitter and receiver core i3 mother board circuit
    Text: Stratix IV Device Handbook Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V2-4.1 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    AMBA AXI

    Abstract: JEP106 state diagram of AMBA AXI protocol v 1.0 timing diagram of AMBA apb protocol JEP-106 AMBA AXI to APB BUS Bridge transistor B1010 ADR-301 BP135 axi to apb bridge
    Text: TrustZone Address Space Controller TZC-380 Revision: r0p0 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. ARM DDI 0431B (ID4/1/10) TrustZone Address Space Controller (TZC-380) Technical Reference Manual Copyright © 2008, 2010 ARM Limited. All rights reserved.


    Original     		PDF TZC-380) 0431B ID4/1/10) ID040110 AMBA AXI JEP106 state diagram of AMBA AXI protocol v 1.0 timing diagram of AMBA apb protocol JEP-106 AMBA AXI to APB BUS Bridge transistor B1010 ADR-301 BP135 axi to apb bridge

    ST7033

    Abstract: 79S381 micron memory sram mt8d25632 R3052 ST191 R3081E 00016-001 79R3081 IDT79R3081E conn female 300 pins
    Text: IDT79S381 R3081 RISController 33MHz Evaluation Board User's Manual May 9, 1994 Revision 0.9 Integrated Device Technology, Inc. 1994 by Integrated Device Technology, Inc. ABOUT THIS MANUAL The 33MHz IDT79S381 is a hardware and software Evaluation Board that


    Original     		PDF IDT79S381 R3081 33MHz IDT79S381 R305x R3041, R3051 R3052 ST7033 79S381 micron memory sram mt8d25632 ST191 R3081E 00016-001 79R3081 IDT79R3081E conn female 300 pins

    tsmc design rule 40-nm

    Abstract: No abstract text available
    Text: Stratix IV Device Handbook Volume 1 Stratix IV Device Handbook Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V1-4.2 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.


    Original     		PDF

    XFMR1 transformer

    Abstract: 11-B DS21349 DS21349Q DS21349QN LXT362 TR62411 B8ZS* encoding XFMR1
    Text: DEMO KIT AVAILABLE DS21349 3.3V T1/J1 Line Interface Unit www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS21349 is a fully integrated LIU for longhaul or short-haul T1 applications over twistedpair installations. It interfaces to two twisted-pair lines—one pair for transmit and one pair for


    Original     		PDF DS21349 DS21349 XFMR1 transformer 11-B DS21349Q DS21349QN LXT362 TR62411 B8ZS* encoding XFMR1

    8 bit alu in vhdl mini project report

    Abstract: DDR3 layout guidelines lfe3-17ea-6fn484c lfe3-35 LFE3-17EA-7FTN256C LFE3-17EA-6FTN256C HB1009 LFE3-70EA-6FN672C DDR3 layout LFE395
    Text: LatticeECP3 Family Handbook HB1009 Version 04.1, January 2012 LatticeECP3 Family Handbook Table of Contents January 2012 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1


    Original     		PDF HB1009 TN1176 TN1179 TN1189 TN1180 TN1178 8 bit alu in vhdl mini project report DDR3 layout guidelines lfe3-17ea-6fn484c lfe3-35 LFE3-17EA-7FTN256C LFE3-17EA-6FTN256C LFE3-70EA-6FN672C DDR3 layout LFE395

    Untitled

    Abstract: No abstract text available
    Text: DEMO KIT AVAILABLE DS21349 3.3V T1/J1 Line Interface Unit www.maxim-ic.com FEATURES GENERAL DESCRIPTION The DS21349 is a fully integrated LIU for longhaul or short-haul T1 applications over twistedpair installations. It interfaces to two twisted-pair lines—one pair for transmit and one pair for


    Original     		PDF DS21349 DS21349 28-Pin 56-G4001-001)

    ML60852

    Abstract: xc95144xl sdram MBM29PL160BD MSM60804 ips toolkit 0x782F
    Text: HARDWARE MANUAL O K I I N T E G R A T PRELIMINARY I O N P R O D U C T S µPLAT -7CPrototyping Board Hardware Manual ARM7TDMI™-Based Integration Platform February 2001 • ■ –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––


    Original     		PDF 1-800-OKI-6388 ML60852 xc95144xl sdram MBM29PL160BD MSM60804 ips toolkit 0x782F

    axi to apb bridge

    Abstract: JEP106 secure ADR-301 trustzone TZC-380 JEP-106 AMBA AXI transistor B1010 AMBA AXI specifications
    Text: CoreLink TrustZone Address Space Controller TZC-380 Revision: r0p1 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. ARM DDI 0431C ID090910 CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual


    Original     		PDF TZC-380 0431C ID090910) ID090910 axi to apb bridge JEP106 secure ADR-301 trustzone TZC-380 JEP-106 AMBA AXI transistor B1010 AMBA AXI specifications

    Untitled

    Abstract: No abstract text available
    Text: Stratix IV Device Handbook Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V1-4.6 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: Stratix IV Device Handbook Volume 2: Transceivers 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V2-4.4 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos


    Original     		PDF 20ttention.

    HSTL standards

    Abstract: hard disk SATA pcb schematic hard disk SATA schematic 10G BERT ATX 2005 schematic diagram handbook texas instruments hd-SDI deserializer LVDS linear application handbook national semiconductor repeater 10g passive verilog code for max1619
    Text: Stratix IV Device Handbook Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V1-4.0 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    TXC-07905-MB

    Abstract: TXC-07905 OED622 B016H BP85H MSP SNCP h-12-H cu3ah B007H
    Text: OED622 Device Dual STM-4/STM-1 Overhead Terminator, Tributary Processor and Cross-Connect with Integrated E1 Mapper TXC-07905 PRODUCT PREVIEW DATA SHEET DESCRIPTION: ™ The Optimized Edge Device, OED622, is a dual STM-4/STM-1 SDH framer and overhead terminator, virtual


    Original     		PDF OED622 TXC-07905 TXC-07905-MB, OED622TM TXC-07905-MB TXC-07905 B016H BP85H MSP SNCP h-12-H cu3ah B007H

    marvel phy 88e1111 reference design

    Abstract: 88E6182 RGMII switch Marvell PHY 88E1111 alaska register map 88E1111 PHY registers map 88E1111 register map MSC8156ADS 88E1111 PHY registers map Triple-Speed Ethernet M 88E1111 RGMII 88E1111 config
    Text: MSC8156ADS Reference Manual MSC8156 Application Development System Supports MSC8156 DSP Family and MSC8256 DSP Family rev Pilot MSC8156ADSRM Rev 2.1, April 2010 How to Reach Us: Home Page: www.freescale.com Web Support: http://www.freescale.com/support USA/Europe or Locations Not Listed:


    Original     		PDF MSC8156ADS MSC8156 MSC8256 MSC8156ADSRM EL516 marvel phy 88e1111 reference design 88E6182 RGMII switch Marvell PHY 88E1111 alaska register map 88E1111 PHY registers map 88E1111 register map 88E1111 PHY registers map Triple-Speed Ethernet M 88E1111 RGMII 88E1111 config

    Untitled

    Abstract: No abstract text available
    Text: DS2149 5V T1/J1 Line Interface Unit www.maxim-ic.com § § § § § § § § § § § Fully integrated line interface unit LIU Pin compatible with LXT362 Supports both long haul and short haul Crystal- less jitter attenuator Jitter attenuator programmable for transmit or


    Original     		PDF DS2149 LXT362 -36dB, 22AWG) DS2149

    lattice ECP3 Pinouts files

    Abstract: No abstract text available
    Text: LatticeECP3 Family Handbook HB1009 Version 04.7, June 2012 LatticeECP3 Family Handbook Table of Contents June 2012 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1


    Original     		PDF HB1009 TN1189 TN1177 TN1176 TN1178 lattice ECP3 Pinouts files

    Untitled

    Abstract: No abstract text available
    Text: DEMO KIT AVAILABLE DS2149 5V T1/J1 Line Interface Unit www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS2149 is a fully integrated LIU for longhaul or short-haul T1 applications over twistedpair installations. It interfaces to two twisted-pair lines—one pair for transmit and one pair for


    Original     		PDF DS2149 DS2149

    32x32 LED Matrix

    Abstract: PL111 Stn 640x200 mono CLD80 AMBA AHB to APB BUS Bridge verilog code verilog image scaling AMBA AHB bus protocol led matrix 32X32 256X16-BIT 320X
    Text: PrimeCell Color LCD Controller PL111 Revision: r0p2 Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. ARM DDI 0293C PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright © 2003, 2006 ARM Limited. All rights reserved.


    Original     		PDF PL111) 0293C 32-bit 32x32 LED Matrix PL111 Stn 640x200 mono CLD80 AMBA AHB to APB BUS Bridge verilog code verilog image scaling AMBA AHB bus protocol led matrix 32X32 256X16-BIT 320X

    LFE3-35EA

    Abstract: serdes hdmi optical fibre LFE3-17EA-7FTN256C 8 bit alu in vhdl mini project report mini-lvds driver HDMI SWITCH SCHEMATIC DDR3 layout vhdl code for MIL 1553 lfe3-17ea-6fn484c LFE3-17EA6FN484C
    Text: LatticeECP3 Family Handbook HB1009 Version 04.0, December 2011 LatticeECP3 Family Handbook Table of Contents December 2011 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1


    Original     		PDF HB1009 TN1189 TN1176 TN1179 TN1180 LFE3-35EA serdes hdmi optical fibre LFE3-17EA-7FTN256C 8 bit alu in vhdl mini project report mini-lvds driver HDMI SWITCH SCHEMATIC DDR3 layout vhdl code for MIL 1553 lfe3-17ea-6fn484c LFE3-17EA6FN484C

    LFE3-17EA-7FTN256C

    Abstract: lfe3-17ea-6fn484c vhdl code for lvds driver FTN256 BT 342 project mini-lvds driver LFE3-70EA-6FN672C LFE3-70EA6FN672C vhdl code for MIL 1553 LFE3-17EA6FN484C
    Text: LatticeECP3 Family Handbook HB1009 Version 03.7, September 2011 LatticeECP3 Family Handbook Table of Contents September 2011 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1


    Original     		PDF HB1009 TN1180 TN1178 TN1169 TN1189 TN1176 TN1179 LFE3-17EA-7FTN256C lfe3-17ea-6fn484c vhdl code for lvds driver FTN256 BT 342 project mini-lvds driver LFE3-70EA-6FN672C LFE3-70EA6FN672C vhdl code for MIL 1553 LFE3-17EA6FN484C

    X band attenuator

    Abstract: B010100 SDI tv pattern generator DS2149 DS2149Q DS2149QN LXT362 42cr2
    Text: DS2149 5V T1/J1 Line Interface Unit www.maxim-ic.com FEATURES § § § § § § § § § § § 4 3 2 1 28 27 26 Fully integrated line interface unit LIU Pin compatible with LXT362 Supports both long haul and short haul Crystal-less jitter attenuator Jitter attenuator programmable for transmit or


    Original     		PDF DS2149 LXT362 -36dB, 22AWG) X band attenuator B010100 SDI tv pattern generator DS2149 DS2149Q DS2149QN LXT362 42cr2

    TN1169

    Abstract: ECP3-35 ECP3-95 LVCMOS33 64SED lattice ECP3 slave SPI Port
    Text: LatticeECP3 sysCONFIG Usage Guide June 2010 Technical Note TN1169 Introduction Configuration is the process of loading or programming a design into volatile memory of an SRAM-based FPGA. This is accomplished via a bitstream file, representing the logical states, that is loaded into the FPGA internal configuration SRAM memory. The functional operation of the device after programming is determined by these internal


    Original     		PDF TN1169 TN1169 ECP3-35 ECP3-95 LVCMOS33 64SED lattice ECP3 slave SPI Port

    lattice ECP3 slave SPI Port

    Abstract: MCF51CN128 TN1222 ecp3 TN1169 ECP3-35 ECP3-95 0x01012043 24 BIT adc spi FPGA ECP3-150
    Text: LatticeECP3 Slave SPI Port User’s Guide November 2010 Technical Note TN1222 Introduction Prior to the introduction of the Serial Peripheral Interface Bus SPI , the standard methods for configuring an FPGA using a CPU were through the following ports or interfaces:


    Original     		PDF TN1222 1-800-LATTICE lattice ECP3 slave SPI Port MCF51CN128 TN1222 ecp3 TN1169 ECP3-35 ECP3-95 0x01012043 24 BIT adc spi FPGA ECP3-150

    11-B

    Abstract: DS2149 DS2149Q DS2149QN LXT362 TR62411 XFMR2 transformer
    Text: DEMO KIT AVAILABLE DS2149 5V T1/J1 Line Interface Unit www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS2149 is a fully integrated LIU for longhaul or short-haul T1 applications over twistedpair installations. It interfaces to two twisted-pair lines—one pair for transmit and one pair for


    Original     		PDF DS2149 DS2149 11-B DS2149Q DS2149QN LXT362 TR62411 XFMR2 transformer