rk3188
Abstract: RK3188-T ARGB888 emmc boot sequence
Text: RK3188Technical Reference ManualRev 1.2 Chapter 1 Introduction RK3188 is a low power, high performance processor for mobile phones, personal mobile internet device and other digital multimedia applications, and integrates quad-core Cortex-A9 with separately NEONand FPU coprocessor.
|
Original
|
RK3188Technical
RK3188
1080p
60fps,
264/MVC/VP8
30fps,
RK3188-T
ARGB888
emmc boot sequence
|
PDF
|
XA7Z020
Abstract: CLG225 XA7Z020-1CLG484I UG585 HSTL RGMII XA7Z010 Z-7010 ZYNQ-7000 AMBA AXI dma controller designer user guide Z-7020
Text: XA Zynq-7000 All Programmable SoC Overview DS188 v1.0 October 15, 2012 Advance Product Specification XA Zynq-7000 All Programmable SoC First Generation Architecture The XA Zynq -7000 Automotive family is based on the Xilinx All Programmable SoC architecture. These
|
Original
|
Zynq-7000
DS188
ZynqTM-7000
XA7Z020
CLG225
XA7Z020-1CLG484I
UG585
HSTL RGMII
XA7Z010
Z-7010
AMBA AXI dma controller designer user guide
Z-7020
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Freescale Semiconductor Application Note Document Number: AN4715 Rev. 0, 6/2013 i.MX 6Solo Power Consumption Measurement This application note helps the user design power management systems. Through several use cases, this report illustrates current drain measurements of the i.MX 6Solo
|
Original
|
AN4715
|
PDF
|
FBG676
Abstract: XC7A200T-2-FBG676
Text: Artix-7 FPGA AC701 Evaluation Kit Vivado Design Suite 2012.4 Getting Started Guide UG967 (v1.0) January 10, 2013 0402936-01 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum
|
Original
|
AC701
UG967
2002/96/EC
FBG676
XC7A200T-2-FBG676
|
PDF
|
zynq axi ethernet software example
Abstract: XC7Z020 AMBA AXI dma controller designer user guide ZYNQ-7000 Xilinx Z-7020 DDR3L lpddr2 axi compliant ddr3 controller XC7Z100 XC7Z010 xc7z030
Text: Zynq-7000 All Programmable SoC Overview DS190 v1.3 March 15, 2013 Preliminary Product Specification Zynq-7000 All Programmable SoC First Generation Architecture The Zynq -7000 family is based on the Xilinx All Programmable SoC architecture. These products integrate a feature-rich dual-core
|
Original
|
Zynq-7000
DS190
ZynqTM-7000
zynq axi ethernet software example
XC7Z020
AMBA AXI dma controller designer user guide
Xilinx Z-7020
DDR3L lpddr2
axi compliant ddr3 controller
XC7Z100
XC7Z010
xc7z030
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Defense-grade Zynq-7000Q All Programmable SoC Overview DS196 v1.0 November 22, 2013 Preliminary Product Specification Defense-grade Zynq-7000Q All Programmable SoC First Generation Architecture The Defense-grade Zynq -7000Q family is based on the Xilinx All Programmable SoC architecture. These products integrate a
|
Original
|
Zynq-7000Q
DS196
Zynq-7000Q
-7000Q
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Defense-grade Zynq-7000Q All Programmable SoC Overview DS196 v1.1 June 18, 2014 Preliminary Product Specification Defense-grade Zynq-7000Q All Programmable SoC First Generation Architecture The Defense-grade Zynq -7000Q family is based on the Xilinx All Programmable SoC architecture. These products integrate a
|
Original
|
Zynq-7000Q
DS196
Zynq-7000Q
-7000Q
|
PDF
|
ZYNQ-7000
Abstract: xc7z020 zynq axi ethernet software example AMBA AXI dma controller designer user guide axi interface ddr3 memory controller ARm cortexA9 GPIO Z-7045 FFG676 xc7z030 LPDDR2 1Gb Memory xilinx DDR3 controller user interface
Text: Zynq-7000 All Programmable SoC Overview DS190 v1.2 August 21, 2012 Advance Product Specification Zynq-7000 All Programmable SoC First Generation Architecture The Zynq -7000 family is based on the Xilinx All Programmable SoC architecture. These products integrate a feature-rich dual-core
|
Original
|
Zynq-7000
DS190
ZynqTM-7000
xc7z020
zynq axi ethernet software example
AMBA AXI dma controller designer user guide
axi interface ddr3 memory controller
ARm cortexA9 GPIO
Z-7045
FFG676 xc7z030
LPDDR2 1Gb Memory
xilinx DDR3 controller user interface
|
PDF
|
UG585
Abstract: CLG225 ZYNQ-7000 zynq7000
Text: Zynq-7000 All Programmable SoC Overview DS190 v1.5 September 3, 2013 Preliminary Product Specification Zynq-7000 All Programmable SoC First Generation Architecture The Zynq -7000 family is based on the Xilinx All Programmable SoC architecture. These products integrate a feature-rich dual-core
|
Original
|
Zynq-7000
DS190
UG585
CLG225
zynq7000
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Zynq-7000 All Programmable SoC Overview DS190 v1.6 December 2, 2013 Preliminary Product Specification Zynq-7000 All Programmable SoC First Generation Architecture The Zynq -7000 family is based on the Xilinx All Programmable SoC architecture. These products integrate a feature-rich dual-core
|
Original
|
Zynq-7000
DS190
|
PDF
|
Z-7020
Abstract: No abstract text available
Text: Zynq-7000 All Programmable SoC Overview DS190 v1.4 August 6, 2013 Preliminary Product Specification Zynq-7000 All Programmable SoC First Generation Architecture The Zynq -7000 family is based on the Xilinx All Programmable SoC architecture. These products integrate a feature-rich dual-core
|
Original
|
Zynq-7000
DS190
Z-7020
|
PDF
|
Untitled
Abstract: No abstract text available
Text: XA Zynq-7000 All Programmable SoC Overview DS188 v1.1 June 4, 2014 Advance Product Specification XA Zynq-7000 All Programmable SoC First Generation Architecture The XA Zynq -7000 Automotive family is based on the Xilinx All Programmable SoC architecture. These
|
Original
|
Zynq-7000
DS188
Zynq-7000
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Domain-Specific Platforms Connectivity DE LIVE R I NG H IG H-SPE E D CON N ECTIVITY CAPAB I LITI ES ACROSS TH E SE R IAL SPECTR U M CONNECTIVITY PLATFORMS FOR VIRTEX-6 / SPARTAN-6 FPGAs Connectivity Design Challenges Key Connectivity Challenges • Scaling performance to meet changing
|
Original
|
125Gb/s)
power00
|
PDF
|
T3150
Abstract: No abstract text available
Text: Transcede 3xxx Wireless Base Station System on Chip Data Sheet 843xx-DSH-001-A October 2013 Contents Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
|
Original
|
843xx-DSH-001-A
T3150
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Product Brief IGLOO2 FPGAs Microsemi’s IGLOO 2 FPGAs integrate fourth generation flash-based FPGA fabric and high-performance communications interfaces on a single chip. The IGLOO2 family is the industry’s lowest power, most reliable and highest security programmable logic
|
Original
|
51700121PB-5/12
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Freescale Semiconductor Application Note Document Number: AN4509 Rev. 0, 10/2012 i.MX 6Dual/6Quad Power Consumption Measurement by Freescale Semiconductor, Inc. This application note helps the user design power management systems. Through several use cases, this report
|
Original
|
AN4509
|
PDF
|
M2S050-1FG484I
Abstract: M2s010-fgg484 axi interface ddr3 memory controller M2S050-FG484 M2S050T-1FG484I M2S120T-1FC1152I SECDED M2S005-VF400 M2S010T-FGG484 M2S050T-FG896
Text: Product Brief SmartFusion2 System-on-Chip FPGAs Microsemi’s SmartFusion 2 SoC FPGAs integrate fourth generation flash-based FPGA fabric, an ARM® Cortex -M3 processor, and high performance communications interfaces on a single chip. The SmartFusion2 family is the industry’s lowest power, most
|
Original
|
51700115PB-5/2
M2S050-1FG484I
M2s010-fgg484
axi interface ddr3 memory controller
M2S050-FG484
M2S050T-1FG484I
M2S120T-1FC1152I
SECDED
M2S005-VF400
M2S010T-FGG484
M2S050T-FG896
|
PDF
|
M2GL150T-1FCG1152I
Abstract: No abstract text available
Text: Product Brief IGLOO2 FPGAs Microsemi’s IGLOO 2 FPGAs integrate fourth generation flash-based FPGA fabric and high performance communications interfaces on a single chip. The IGLOO2 family is the industry’s lowest power, most reliable and highest security programmable logic
|
Original
|
51700121PB-1/6
M2GL150T-1FCG1152I
|
PDF
|
XC7K325TFFG900
Abstract: XC7K325TFFG900-2 kintex7 XC7K325TFFG900 -2
Text: 28 AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Data Sheet DS669 v2.0 April 23, 2013 Product Specification Introduction The KC705 Embedded Kit MicroBlaze Processor Subsystem showcases various features of the KC705 evaluation board.
|
Original
|
KC705
DS669
KC705
XC7K325TFFG900
XC7K325TFFG900-2
kintex7
XC7K325TFFG900 -2
|
PDF
|
XC7K325TFFG900-2
Abstract: XC7K325TFFG900 PC28F00AP30TF XC7K325T-ffg900 pc28f00ap30 adv7511 pcie microblaze RS232-UART pc28f00 DSP48E1s
Text: 29 AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Data Sheet DS669 v1.1 November 2, 2012 Product Specification Introduction The KC705 Embedded Kit MicroBlaze Processor Subsystem showcases various features of the KC705 evaluation board.
|
Original
|
KC705
DS669
XC7K325TFFG900-2
XC7K325TFFG900
PC28F00AP30TF
XC7K325T-ffg900
pc28f00ap30
adv7511
pcie microblaze
RS232-UART
pc28f00
DSP48E1s
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Arria V Device Overview 2013.05.06 AV-51001 Subscribe Feedback The Arria V device family consists of the most comprehensive offerings of mid-range FPGAs ranging from the lowest power for 6 gigabits per second Gbps and 10 Gbps applications, to the highest mid-range FPGA
|
Original
|
AV-51001
20G/40G
|
PDF
|
axi interconnect xilinx
Abstract: zynq XC7Z020CLG484
Text: Zynq-7000 All Programmable SoC ZC702 Base Targeted Reference Design ISE Design Suite 14.3 User Guide UG925 (v2.1.1) November 19, 2012 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum
|
Original
|
Zynq-7000
ZC702
UG925
2002/96/EC
Zynq-7000
axi interconnect xilinx
zynq
XC7Z020CLG484
|
PDF
|
QSFP28 I2C
Abstract: No abstract text available
Text: Arria 10 Device Overview 2013.09.04 AIB-01023 Subscribe Feedback Altera’s Arria FPGAs and SoCs deliver optimal performance and power efficiency in the midrange. By using TSMC's 20-nm process technology on a high-performance architecture, Arria 10 FPGAs and SoCs
|
Original
|
AIB-01023
20-nm
QSFP28 I2C
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Cyclone V Device Overview 2013.05.06 CV-51001 Subscribe Feedback The Cyclone V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and
|
Original
|
CV-51001
|
PDF
|