Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    AVDD12A Search Results

    AVDD12A Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    100MHZ

    Abstract: PLL2109X digital pll 500MHz
    Text: 100MHZ ~ 500MHZ FSPLL PLL2109X PRELIMINARY GENERAL DESCRIPTION The pll2109x is a Phase Locked Loop(PLL) frequency synthesizer. The PLL provides frequency multiplication capabilities. Its output clock frequency FOUT is related to the input clock frequency FIN by the following


    Original     		PDF 100MHZ 500MHZ PLL2109X pll2109x 100MHZ digital pll 500MHz

    Untitled

    Abstract: No abstract text available
    Text: S3C24A0 32-BIT CMOS MICROCONTROLLER USER'S MANUAL Revision 0.3 Important Notice The information in this publication has been carefully checked and is believed to be entirely accurate at the time of publication. Samsung assumes no responsibility, however, for possible errors or


    Original     		PDF S3C24A0 32-BIT S3C24A0 50Typ 337-FBGA-1313

    frequency divider block diagram

    Abstract: samsung filter Programmable Divider SAMSUNG DATASHEET CHIP CAPACITOR PLL2108X STD150 300MHz DIVIDER 2 scaler
    Text: PLL 6 Contents PLL2108X . 6-1 PLL2108X General Description Features The PLL2108X is a Phase-Locked Loop PLL frequency synthesizer constructed in CMOS on


    Original     		PDF PLL2108X PLL2108X 50MHz 300MHz 200ps STD150 frequency divider block diagram samsung filter Programmable Divider SAMSUNG DATASHEET CHIP CAPACITOR STD150 300MHz DIVIDER 2 scaler

    picture-in-picture motion vector dct

    Abstract: motion vector bitrate phbsu100ct8sm itu656 mpeg encoder AC97 CH10 CH11 S3C24A0 3 x 4 keypad audio coder mpeg 1 layer 2
    Text: BSW rv0.1-0417-N01 S3C24A0 RISC MICROPROCESSOR PRELIMINARY PRODUCT OVERVIEW PRODUCT OVERVIEW S3C24A0 AN APPLICATION PROCESSOR FOR 2.5G/3G MOBILE PHONES SOC R&D CENTER SAMSUNG ELECTRONICS CORP. 1-1 Preliminary product information describes products that are in development,


    Original     		PDF 1-0417-N01 S3C24A0 S3C24A0 0x40000038 picture-in-picture motion vector dct motion vector bitrate phbsu100ct8sm itu656 mpeg encoder AC97 CH10 CH11 3 x 4 keypad audio coder mpeg 1 layer 2

    Untitled

    Abstract: No abstract text available
    Text: BSW rv0.2-0435 S3C24A0 RISC MICROPROCESSOR PRELIMINARY PRODUCT OVERVIEW PRODUCT OVERVIEW S3C24A0 AN APPLICATION PROCESSOR FOR 2.5G/3G MOBILE PHONES SOC R&D CENTER SAMSUNG ELECTRONICS CORP. 1-1 Preliminary product information describe products that are in developemet,


    Original     		PDF S3C24A0 S3C24A0 16/32-bit 0x40000038

    100MHZ

    Abstract: PLL2115X
    Text: 100MHZ ~ 500MHZ FSPLL PLL2115X PRLIMINARY GENERAL DESCRIPTION The pll2115x is a Phase Locked Loop(PLL) frequency synthesizer. The PLL provides frequency multiplication capabilities. Its output clock frequency FOUT is related to the input clock frequency FIN by the following


    Original     		PDF 100MHZ 500MHZ PLL2115X pll2115x 100MHZ

    100MHZ

    Abstract: 20MHZ 60MHZ PLL2127X PLL 100Mhz
    Text: 20MHZ ~ 100MHZ FSPLL PLL2127X PRELIMINARY GENERAL DESCRIPTION The pll2127x is a Phase Locked Loop (PLL) frequency synthesizer. The PLL provide frequency multiplication capabilities. Its output clock frequency FOUT is related to the input clock frequency FIN by the following


    Original     		PDF 20MHZ 100MHZ PLL2127X pll2127x 20MHZ 60MHZ PLL 100Mhz

    DAC1326X

    Abstract: DAC1353X
    Text: 1.2V 8BIT 2MSPS DAC DAC1326X GENERAL DESCRIPTION FEATURES The DAC1326X is a CMOS 8-bit D/A converter for general applications. This digital to analog converter has a R-string structure. The maximum conversion rate of DAC1326X is 2MSPS and supply voltage is 1.2V single.


    Original     		PDF DAC1326X DAC1326X DAC1353X DAC1353X

    PLL2127X

    Abstract: 100MHz FREQUENCY DIVIDER
    Text: 20MHz ~ 100MHz FSPLL PLL2127X Ver 0.0 GENERAL DESCRIPTION FEATURES • 0.13um CMOS device technology The pll2127x is a Phase Locked Loop PLL frequency synthesizer. The PLL provide frequency multiplication capabilities. The output clock frequency FOUT is related to the input clock frequency FIN by


    Original     		PDF 20MHz 100MHz PLL2127X pll2127x 100MHz 200ps 20MHz 100MHz FREQUENCY DIVIDER

    PLL2126X

    Abstract: No abstract text available
    Text: 20MHz ~ 100MHz FSPLL PLL2126X Ver 0.0 GENERAL DESCRIPTION FEATURES • 0.13um CMOS device technology The pll2126x is a Phase Locked Loop PLL frequency synthesizer. The PLL provide frequency multiplication capabilities. The output clock frequency FOUT is related to the input clock frequency FIN by


    Original     		PDF 20MHz 100MHz PLL2126X pll2126x 100MHz 200ps 20MHz

    S3C24A0A

    Abstract: 2816 memory CODE sd l21 samsung i2s AC97 ARM926EJ-S ISO-14001 104 DISC capacitor ITU-R BT.656 to jpeg GP239
    Text: S3C24A0A 32-BIT RISC MICROPROCESSOR USER'S MANUAL Revision 0.4 Preliminary Important Notice The information in this publication has been carefully checked and is believed to be entirely accurate at the time of publication. Samsung assumes no responsibility, however, for possible errors or


    Original     		PDF S3C24A0A 32-BIT S3C24A0A 50Typ 337-FBGA-1313 2816 memory CODE sd l21 samsung i2s AC97 ARM926EJ-S ISO-14001 104 DISC capacitor ITU-R BT.656 to jpeg GP239

    100MHZ

    Abstract: 20MHZ 60MHZ PLL2126X 2p2s
    Text: 20MHZ ~ 100MHZ FSPLL PLL2126X PRELIMINARY GENERAL DESCRIPTION The pll2126x is a Phase Locked Loop (PLL) frequency synthesizer. The PLL provide frequency multiplication capabilities. Its output clock frequency FOUT is related to the input clock frequency FIN by the following


    Original     		PDF 20MHZ 100MHZ PLL2126X pll2126x 20MHZ 60MHZ 2p2s

    pll2113x

    Abstract: 100MHZ 300MHZ 50MHZ
    Text: PLL 6 Contents PLL2113X . 6-1 50MHZ ~ 300MHZ FSPLL PLL2113X PRELIMINARY GENERAL DESCRIPTION The pll2113x is a Phase Locked Loop (PLL) frequency synthesizer. The PLL provides frequency multiplication


    Original     		PDF PLL2113X 50MHZ 300MHZ pll2113x 100MHZ 50MHZ

    PLL2128X

    Abstract: No abstract text available
    Text: 20MHz ~ 100MHz FSPLL PLL2128X Ver 0.0 GENERAL DESCRIPTION FEATURES • 0.13um CMOS device technology The pll2128x is a Phase Locked Loop PLL frequency synthesizer. The PLL provide frequency multiplication capabilities. The output clock frequency FOUT is related to the input clock frequency FIN by


    Original     		PDF 20MHz 100MHz PLL2128X pll2128x 100MHz 200ps 20MHz

    PLL2108X

    Abstract: No abstract text available
    Text: 50MHz ~ 300MHz FSPLL PLL2108X Ver 1.3.0. May. 2002 GENERAL DESCRIPTION FEATURES • 0.13um CMOS device technology The pll2108x is a Phase Locked Loop (PLL) frequency synthesizer. The PLL provides frequency multiplication capabilities. The output clock frequency


    Original     		PDF 50MHz 300MHz PLL2108X pll2108x 300MHz 150ps 50MHz

    PLL2113X

    Abstract: 50MHz-300MHz
    Text: 50MHz ~ 300MHz FSPLL PLL2113X Ver 1.0.1. Aug. 2002 GENERAL DESCRIPTION FEATURES • 0.13um CMOS device technology The pll2113x is a Phase Locked Loop (PLL) frequency synthesizer. The PLL provides frequency multiplication capabilities. The output clock frequency


    Original     		PDF 50MHz 300MHz PLL2113X pll2113x 300MHz 150ps 50MHz 50MHz-300MHz

    DAC1325X

    Abstract: No abstract text available
    Text: 1.2V 8BIT 80MSPS DAC dac1325x FEATURES GENERAL DESCRIPTION This is CMOS 8-bit D/A Converter for general applications. Its typical conversion rate is 80MHz and Supply voltage is 1.2V • • • • • TYPICAL APPLICATIONS 80MHz Operation +1.2V power supply


    Original     		PDF 80MSPS dac1325x 80MHz AVDD12A AVSS12A AVDD12D AVSS12D AVBB12A DAC1325X

    Untitled

    Abstract: No abstract text available
    Text: BSW rv0.1-0417-N01 S3C24A0 RISC MICROPROCESSOR PRELIMINARY PRODUCT OVERVIEW PRODUCT OVERVIEW S3C24A0 AN APPLICATION PROCESSOR FOR 2.5G/3G MOBILE PHONES SOC R&D CENTER SAMSUNG ELECTRONICS CORP. 1-1 Preliminary product information describes products that are in development,


    Original     		PDF 1-0417-N01 S3C24A0 S3C24A0 0x40000038