Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    AT94K Search Results

    SF Impression Pixel

    AT94K Price and Stock

    Microchip Technology Inc AT94KINST

    DESIGN LAB PKG INSTRUCTOR PKG
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey AT94KINST 2
    • 1 -
    • 10 $495
    • 100 $495
    • 1000 $495
    • 10000 $495
    		Buy Now

    Microchip Technology Inc AT94K05AL-25AQI

    IC FPSLIC 5K GATE 25MHZ 100TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey AT94K05AL-25AQI Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    Microchip Technology Inc AT94K05AL-25BQU

    IC FPSLIC 5K GATE 25MHZ 144LQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey AT94K05AL-25BQU Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Avnet Americas AT94K05AL-25BQU Tray 180
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    Microchip Technology Inc AT94K10AL-25AQC

    IC FPSLIC 10K GATE 25MHZ 100TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey AT94K10AL-25AQC Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    Microchip Technology Inc AT94K40AL-25BQI

    IC FPSLIC 40K GATE 25MHZ 144LQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey AT94K40AL-25BQI Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Find more AT94K price and stock on Findchips.com

    AT94K Datasheets (100)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    AT94K Atmel AT94K, FPSLIC System Macros , The system macros provide customers with a simple method for using system level features on the AT94K device. Original PDF
    AT94K Atmel AT94K, FPSLIC Interrupt Macros , Interrupt macros provide customers with a simple method for enabling-disabling interrupts. Original PDF
    AT94K Atmel AT94K, FPSLIC UART Macros , The UART macros provide a simple method for enabling-disabling and configuring the UARTS Original PDF
    AT94K Atmel AT94K System Designer Tutorial: Installation, Licensing and Troubleshooting Original PDF
    AT94K Atmel AT94K, FPSLIC Timer Macros , The timer macros provide a simple method for using the timers of the FPSLIC device Original PDF
    AT94K05 Atmel 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller, up to 36K Bytes of SRAM and On-chip JTAG ICE Original PDF
    AT94K05 Unknown 5K - 40K Gates Original PDF
    AT94K05AL Atmel FPSLIC devices combine 5K gates of Atmels patented AT40K FPGA architecture, a 20 MIPS AVR 8-bit RISC microprocessor core, numerous ... Original PDF
    AT94K05AL Atmel 5K-40K Gates of AT40K FPGA with 8-bit Microcontroller and up to 36K Bytes of SRAM Original PDF
    AT94K05AL-25AJC Atmel 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller, up to 36K Bytes of SRAM and On-chip JTAG ICE Original PDF
    AT94K05AL-25AJC Atmel 84 PLCC, COM TEMP(FPGA) Original PDF
    AT94K05AL-25AJI Atmel 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller, up to 36K Bytes of SRAM and On-chip JTAG ICE Original PDF
    AT94K05AL-25AJI Atmel 84 PLCC, IND TEMP(FPGA) Original PDF
    AT94K05AL-25AQC Atmel 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller, up to 36K Bytes of SRAM and On-chip JTAG ICE Original PDF
    AT94K05AL-25AQC Atmel 100 TQFP, COM TEMP(FPGA) Original PDF
    AT94K05AL-25AQI Atmel 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller, up to 36K Bytes of SRAM and On-chip JTAG ICE Original PDF
    AT94K05AL-25AQI Atmel 100 TQFP, IND TEMP(FPGA) Original PDF
    AT94K05AL-25AQU Atmel Embedded - FPGAs (Field Programmable Gate Array) with Microcontrollers, Integrated Circuits (ICs), IC FPSLIC 5K GATE 25MHZ 100-TQFP Original PDF
    AT94K05AL-25AQU Atmel 100 TQFP, IND TEMP, GREEN(FPGA) Original PDF
    AT94K05AL-25BQC Atmel 144 LQFP, COM TEMP(FPGA) Original PDF

    AT94K Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    2431B

    Abstract: AT40KAL AT94K AT94KAL AT40K
    Text: IP Core Generator: Decoder Features • Accessible from the Macro Generator Dialog and HDLPlanner – Included in IDS for • • • • • • • • FPGA Devices and System Designer™ for AT94K FPSLIC™ Devices Variable Output Logic Level Variable Width of Input Vectors


    Original     		AT94K AT40K AT40KAL AT94K 2431B 1/02/xM AT40KAL AT94KAL AT40K PDF

    Inverter Gates

    Abstract: AT40K AT40KAL AT94K AT94KAL
    Text: IP Core Generator: Logic Gates Features • Accessible from the Macro Generator Dialog and HDLPlanner – Included in IDS for • • • • • • • FPGA Devices and System Designer™ for AT94K FPSLIC™ Devices Variable Width of Input and Output Data


    Original     		AT94K AT40K AT40KAL AT94K 1/02/xM Inverter Gates AT40K AT40KAL AT94KAL PDF

    mq4 datasheet

    Abstract: fifo buffer fifo vhdl AT40K AT40KAL AT94K MQ-3
    Text: IP Core Generator: Fast FIFO Implementation Features • • • • • FIFO Depth Up to 128 Clock Speed Up to 56 MHz Implementation Uses FreeRAM in Architecture Customizable Full and Empty Signals Available from the IP Core Generator for AT40K, AT40KAL and AT94K FPSLIC™


    Original     		AT40K, AT40KAL AT94K AT40K mq4 datasheet fifo buffer fifo vhdl AT94K MQ-3 PDF

    atmel 426

    Abstract: AT40K AT40KAL AT94K
    Text: IP Core Generator: Constant Features • Accessible from the Macro Generator Dialog and HDLPlanner – Included in IDS for FPGA Devices and System Designer™ for AT94K FPSLIC™ Devices • Variable Width of Output Vectors • Constant Value • Binary, Octal, Decimal or Hexadecimal Radix Value


    Original     		AT94K 2429B 1/02/xM atmel 426 AT40K AT40KAL PDF

    AVR block diagram

    Abstract: AT94K codevision
    Text: AVR-FPGA Interface Design 2 Features • Initialization and Use of AVR-FPGA Interface and Interrupts • Initialization and Use of the Shared Dual-port SRAM • Full Source Code for AVR Microcontroller and FPGA Included Programmable SLI AT94K Description


    Original     		AT94K AT94K doc2325 11/01/xM AVR block diagram codevision PDF

    atmel 743

    Abstract: AT94K AT94KAL PC84 PQ208 TQ144 VQ100
    Text: Designing in Split Power Supply Support for AT94KAL/AX Devices Features • Outlines AT94K Power Supply Setup Required for AX Device • Explains the Difference Between Core and I/O Voltages • Provides Pin Locations for the AT94KAX Split Power Supply Introduction


    Original     		AT94KAL/AX AT94K AT94KAX 05/01/xM atmel 743 AT94KAL PC84 PQ208 TQ144 VQ100 PDF

    2445A

    Abstract: AT40K AT40KAL AT94K atmel 24 ROM16
    Text: IP Core Generator: ROM Features • Accessible from the Macro Generator Dialog and HDLPlanner – Included in IDS for • • • • FPGA Devices and System Designer™ for AT94K FPSLIC™ Devices Variable Width of Address Inputs Variable Width of ROM Data


    Original     		AT94K AT40K AT40KAL AT94K 12/01/xM 2445A AT40K AT40KAL atmel 24 ROM16 PDF

    ATMEL 706

    Abstract: 3012A scrolling led display atmel AT17 AT17A AT17LV010 AT94K ATDH2225 ATST94K ATSTK94
    Text: UART and 2-wire Interface Reconfiguration of the AT94K FPSLIC using an AT17 Series EEPROM Features • Use of the AVR External Interrupt Service C Routine to Initiate Data Transfer from the Graphic User Interface GUI of a Personal Computer • Use of the AVR C Routine with XY-modem Protocol to Receive Configuration Data from


    Original     		AT94K AT94K AT17LV010 ATMEL 706 3012A scrolling led display atmel AT17 AT17A ATDH2225 ATST94K ATSTK94 PDF

    pulse generator

    Abstract: AT40K AT40KAL AT94K 2443A-12
    Text: IP Core Generator: Pulse Generator Features • Pulse Generator – Fixed • Pulse Generator – Loadable • Accessible from the Macro Generator Dialog and HDLPlanner – Included in IDS for • • • • • • FPGA Devices and System Designer™ for AT94K FPSLIC™ Devices


    Original     		AT94K AT40K AT40KAL AT94K 12/01/xM pulse generator AT40K AT40KAL 2443A-12 PDF

    AVR block diagram

    Abstract: AT94K atmel AT94K
    Text: AVR-FPGA Interface Design 1 Features • Initialization and Use of AVR-FPGA Interface and Interrupts • Full Source Code for AVR Microcontroller and FPGA Included Description Atmel’s AT94K sample designs are provided to familiarize the user with the AT94K


    Original     		AT94K AT94K 11/01/xM AVR block diagram atmel AT94K PDF

    DSA00359816

    Abstract: AT94K 32 Bit loadable counter
    Text: AVR-FPGA Interface Design 3 Features • Initialization and Use of AVR-FPGA Interface and Interrupts • Initialization and Use of the Shared Dual-port SRAM • Full Source Code for AVR Microcontroller and FPGA Included Programmable SLI AT94K Description


    Original     		AT94K AT94K doc2326 11/01/xM DSA00359816 32 Bit loadable counter PDF

    AT17

    Abstract: AT94K ATDH2225 ATST94K ATSTK94
    Text: Testing the ATSTK94 To program any design onto the Starter Kit, first of all you need to program the Configurator AT17XX with a bitstream file, that in turn downloads the configuration data to the AT94K Field Programmable System Level Integrated Circuit (FPSLIC ) device


    Original     		ATSTK94 AT17XX) AT94K ATST94K AT17 ATDH2225 ATST94K ATSTK94 PDF

    AT40K

    Abstract: AT40KAL AT94K AT94KAL
    Text: IP Core Generator: Transparent Latch Features • Accessible from the Macro Generator Dialog and HDLPlanner – Included in IDS for • • • • • • • FPGA Devices and System Designer™ for AT94K FPSLIC™ Devices Variable Width of Input and Output Data


    Original     		AT94K AT40K AT40KAL AT94K 2437B 1/02/xM AT40K AT40KAL AT94KAL PDF

    subtractor

    Abstract: 8 bit subtractor AT40K AT40KAL AT94K
    Text: IP Core Generator: Subtractor Features • Subtractor – Carry Select • Subtractor – Ripple Carry • Accessible from the Macro Generator Dialog and HDLPlanner – Included in IDS for • • • • FPGA Devices and System Designer™ for AT94K FPSLIC™ Devices


    Original     		AT94K AT40K AT40KAL AT94K 12/01/xM subtractor 8 bit subtractor AT40K AT40KAL PDF

    ATMEL 218

    Abstract: fif16 AT40K AT40KAL AT94K AT94KAL atmel 458
    Text: IP Core Generator: FIFO Features • Accessible from the Macro Generator Dialog and HDLPlanner – Included in IDS for FPGA Devices and System Designer™ for AT94K FPSLIC™ Devices • Variable Width of Parallel Input and Output Data • Variable Depth of FIFO


    Original     		AT94K AT40K 2433B 1/02/xM ATMEL 218 fif16 AT40KAL AT94KAL atmel 458 PDF

    atmel h 208

    Abstract: atmel 160 pin ATDH40M BBS 408-436-4309 AT40K AT94K ATDH40D100 atmel 24
    Text: FPSLIC Prototype Kit: Using ATDH40M with Both AT94K and AT40K Devices The existing ATDH40M prototype system can be modified to work with the AT94K Field Programmable System Level Integrated Circuit FPSLIC device and the AT40K FPGA device. The ATDH40M motherboard interfaces with various daughter


    Original     		ATDH40M AT94K AT40K AT94K FPSLIC/AT40K atmel h 208 atmel 160 pin BBS 408-436-4309 ATDH40D100 atmel 24 PDF

    atmel 2816 memory

    Abstract: 2816A atmel 134 DTMF KEYPAD keypad dtmf generator ATMEL 129 AT94K AT94S ATSTK94 PWM generator based microcontroller
    Text: DTMF Generator Features • • • • • Generation of Sine Waves Using PWM Pulse-Width Modulation Combine Different Sine Waves to DTMF Signal AT94K Top-Module Design 260 Bytes Code Size and 128 Bytes Constants Table Size Use of Look-Up Tables Introduction


    Original     		AT94K atmel 2816 memory 2816A atmel 134 DTMF KEYPAD keypad dtmf generator ATMEL 129 AT94S ATSTK94 PWM generator based microcontroller PDF

    AVR block diagram

    Abstract: Programmers ATMEL AT29C1024 ATSTK594 3562A ATMEL 7800 AT29C1024 A800H 16 bit avr sram 6800 AT40K40
    Text: Extending FPSLIC Program Code Space to 128 Kbytes by Using External Flash Memory 1. Introduction Atmel AT94K10 and AT40K40 FPSLIC devices include 36 Kbytes of dual-port SRAM, which is shared by both the FPGA and AVR core blocks. The SRAM is soft partitioned and used by the AVR for program code and user data storage, while it is used


    Original     		AT94K10 AT40K40 AT29C1024 AVR block diagram Programmers ATMEL AT29C1024 ATSTK594 3562A ATMEL 7800 A800H 16 bit avr sram 6800 PDF

    circuit diagram for AVR synchronous generator

    Abstract: circuit DIAGRAM AVR GENERATOR simple avr circuit diagram DIAGRAM AVR GENERATOR AT90LS8515 circuit DIAGRAM AVR AVR circuit diagram BP 51C AT94K SPR20
    Text: High Speed SPI Functional Block for the FPSLIC Introduction The AT94K-AL FPSLIC family includes several hard-wired peripherals. These include UARTs, timers, and a two-wire synchronous serial interface. Another popular interface, not currently implemented in the AT94K-AL, is the SPI synchronous serial


    Original     		AT94K-AL AT94K-AL, AT94K 32-byte circuit diagram for AVR synchronous generator circuit DIAGRAM AVR GENERATOR simple avr circuit diagram DIAGRAM AVR GENERATOR AT90LS8515 circuit DIAGRAM AVR AVR circuit diagram BP 51C SPR20 PDF

    AVR block diagram

    Abstract: avr microcontroller loadable counter microcontroller using vhdl simple microcontroller using vhdl AT94K codevision verilog code AVR
    Text: AVR-FPGA Interface Design 3 Features • Initialization and Use of AVR-FPGA Interface and Interrupts • Initialization and Use of the Shared Dual-port SRAM • Full Source Code for AVR Microcontroller and FPGA Included Programmable SLI AT94K Description


    Original     		AT94K AT94K doc2326 2327B 03/03/xM AVR block diagram avr microcontroller loadable counter microcontroller using vhdl simple microcontroller using vhdl codevision verilog code AVR PDF

    div16u

    Abstract: 4 bit right left shift register ics division algorithm AT94K AT94S
    Text: Divide Routines Features • • • • • • 8- and 16-bit Implementations Signed and Unsigned Routines Speed and Code-size Optimized Routines Runable Example Programs Speed is Comparable with Hardware Dividers Extremely Compact Code Programmable SLI AT94K/AT94S


    Original     		16-bit AT94K/AT94S AT94K AT94S 1973B 11/01/xM div16u 4 bit right left shift register ics division algorithm PDF

    ttl buffer circuit design

    Abstract: AT40K AT40KAL AT94K Tri-State Buffer CMOS OIB16
    Text: IP Core Generator: I/O Buffer Features • • • • • • • • • • • • Bi-directional I/O Buffer Input I/O Buffer Output I/O Buffer Accessible from the Macro Generator Dialog and HDLPlanner – Included in IDS for FPGA Devices and System Designer™ for AT94K FPSLIC™ Devices


    Original     		AT94K AT40K AT40KAL AT94K 2426B 1/02/xM ttl buffer circuit design AT40K AT40KAL Tri-State Buffer CMOS OIB16 PDF

    atmel 548

    Abstract: ABS8 AT40K AT40KAL AT94K
    Text: IP Core Generator: Absolute Value Features • Accessible from the Macro Generator Dialog and HDLPlanner – Included in IDS for FPGA Devices and System Designer™ for AT94K FPSLIC ™ Devices • Optional Overflow Pin • Variable Width for Input and Output Vectors


    Original     		AT94K AT40K AT40KAL AT94K 2423B atmel 548 ABS8 AT40K AT40KAL PDF

    AT90S

    Abstract: AT94K atmel AT94K
    Text: AT94K, Field Programmable System Level Integration Chip FPSLIC , UART Macros Features • UART Receiver Enable • UART Transmitter Enable • UART 9-Bit Characters Enable AT94K Introduction Atmel's AT94K UART Macros are provided to familiarize and assist customers in programming the AVR micro-controller as part of the AT94K FPSLIC product offering.


    Original     		AT94K, AT94K AT94K ioat94k 04/01/xM AT90S atmel AT94K PDF