Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ARRAY COMPILE Search Results

    ARRAY COMPILE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TRS8E65H Toshiba Electronic Devices & Storage Corporation SiC Schottky Barrier Diode (SBD), 650 V, 8 A, TO-220-2L Visit Toshiba Electronic Devices & Storage Corporation
    TBAW56 Toshiba Electronic Devices & Storage Corporation Switching Diode, 80 V, 0.215 A, SOT23 Visit Toshiba Electronic Devices & Storage Corporation
    TRS10E65H Toshiba Electronic Devices & Storage Corporation SiC Schottky Barrier Diode (SBD), 650 V, 10 A, TO-220-2L Visit Toshiba Electronic Devices & Storage Corporation
    TRS6E65H Toshiba Electronic Devices & Storage Corporation SiC Schottky Barrier Diode (SBD), 650 V, 6 A, TO-220-2L Visit Toshiba Electronic Devices & Storage Corporation
    TRS3E65H Toshiba Electronic Devices & Storage Corporation SiC Schottky Barrier Diode (SBD), 650 V, 3 A, TO-220-2L Visit Toshiba Electronic Devices & Storage Corporation

    ARRAY COMPILE Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    atmel 952

    Abstract: atmel h 952 atmel 952 pin atmel 708 Atmel 516 vhdl code for usart ATL35 8k x 8 sram design using flip flops LSI CMOS GATE ARRAY AVR microprocessor
    Text: ATL35 Gate Array/Embedded Array-1.0-12/97 ATL35 Gate Array/Embedded Array Description. 1-2 ATL35 Array Organization: Table . 1-2


    Original     		PDF ATL35 atmel 952 atmel h 952 atmel 952 pin atmel 708 Atmel 516 vhdl code for usart 8k x 8 sram design using flip flops LSI CMOS GATE ARRAY AVR microprocessor

    AVR 8515 microcontroller datasheet

    Abstract: Atmel 826 ATL35 ATMEL 222 32 bit risc processor using vhdl Atmel 542
    Text: ATL35 GateArray/Embedded Array-1.4-03/02 ATL35 Gate Array/Embedded Array Description. 1-2 ATL35 Array Organization: Table . 1-2


    Original     		PDF ATL35 AVR 8515 microcontroller datasheet Atmel 826 ATMEL 222 32 bit risc processor using vhdl Atmel 542

    RS flip flop cmos

    Abstract: 8k x 8 sram design using flip flops vhdl code for watchdog timer of ATM two transistor flip flop cycle count worksheet microcontroller based temperature control fan avr atmel 0748 D flip flop for code vhdl ATL60 ATLS60
    Text: ATL60GA-3.5-04/98 ATL60/ATLS60 Gate Array/Embedded Array Description. 1-2 ATL60 and ATLS60 Array Organizations: Tables . 1-2


    Original     		PDF ATL60GA-3 ATL60/ATLS60 ATL60 ATLS60 RS flip flop cmos 8k x 8 sram design using flip flops vhdl code for watchdog timer of ATM two transistor flip flop cycle count worksheet microcontroller based temperature control fan avr atmel 0748 D flip flop for code vhdl

    atmel 0748 A

    Abstract: microcontroller based temperature control fan avr 12 v transistor flip flop 8k x 8 sram design using flip flops vhdl code for watchdog timer of ATM ATL60 ATLS60 vhdl code for risc processor vhdl code 32 bit risc code verilog code AVR
    Text: ATL60GA-3.6-03/02 ATL60/ATLS60 Gate Array/Embedded Array Description. 1-2 ATL60 and ATLS60 Array Organizations: Tables . 1-2


    Original     		PDF ATL60GA-3 ATL60/ATLS60 ATL60 ATLS60 atmel 0748 A microcontroller based temperature control fan avr 12 v transistor flip flop 8k x 8 sram design using flip flops vhdl code for watchdog timer of ATM vhdl code for risc processor vhdl code 32 bit risc code verilog code AVR

    s1l50552

    Abstract: encounter conformal equivalence check user guide circuit diagram of mini ips system S1L50062 RTC SL 5500 S1K-7 S1X65263 512M x 8 Bit NAND Flash Memory BGA and QFP Package epson lq 300
    Text: ASIC Gate Array / Embedded Array / Standard Cell 2007/4- SEIKO EPSON CORPORATION Our goal is to be a true partner that strategically contributes to your product development through our concept of "saving technologies" that save power, time, and space. Gate Array / Embedded Array / Standard Cell


    Original     		PDF S1L60843F00A000 ARM720T: s1l50552 encounter conformal equivalence check user guide circuit diagram of mini ips system S1L50062 RTC SL 5500 S1K-7 S1X65263 512M x 8 Bit NAND Flash Memory BGA and QFP Package epson lq 300

    credence tester

    Abstract: SENTRY-21
    Text: Test-3.6-07/98 Test Gate Array/Embedded Array Verification . 3-2 Methodology . 3-2


    Original     		PDF 10Mhz) credence tester SENTRY-21

    TLO 81

    Abstract: 16009A ICT Peel 26V12 PA7536 ma706
    Text: Commercial/Industrial PA7536 PEEL Array Programmable Electrically Erasable Logic Array CMOS Electrically Erasable Technology - Reprogrammable in 28-pin DIP, SOIC and PLCC packages Versatile Logic Array Architecture - 12 I/Os, 14 inputs, 36 registers/latches


    Original     		PDF PA7536 28-pin 04-02-052D TLO 81 16009A ICT Peel 26V12 ma706

    Untitled

    Abstract: No abstract text available
    Text: Commercial/Industrial PA7572 PEEL Array Programmable Electrically Erasable Logic Array CMOS Electrically Erasable Technology - Reprogrammable in 40-pin DIP, 44-pin PLCC and TQFP packages Versatile Logic Array Architecture - 24 I/Os, 14 inputs, 60 registers/latches


    Original     		PDF PA7572 13ns/20ns 4-02-050A

    Untitled

    Abstract: No abstract text available
    Text: Commercial/Industrial PA7572 PEEL Array Programmable Electrically Erasable Logic Array CMOS Electrically Erasable Technology - Reprogrammable in 40-pin DIP, 44-pin PLCC and TQFP packages Versatile Logic Array Architecture - 24 I/Os, 14 inputs, 60 registers/latches


    Original     		PDF PA7572 13ns/20ns

    Untitled

    Abstract: No abstract text available
    Text: To find out if the package you need is available, contact Customer Service PA7536 PEEL Array Programmable Electrically Erasable Logic Array CMOS Electrically Erasable Technology - Reprogrammable in 28-pin DIP, SOIC and PLCC packages Versatile Logic Array Architecture


    Original     		PDF PA7536 9ns/15ns

    Power Supply PS-613 uk

    Abstract: CQFP44 GP141 DS3820 mux2*1 hp 4552 PSOP28-MP0818 cla85xxx PS-3306 Series Mitel Semiconductor process flow
    Text: CLA80000 SERIES HIGH DENSITY CMOS GATE ARRAYS DS3820-2.1 July 1997 INTRODUCTION ARRAY SIZES The CLA80k gate array series from Mitel Semiconductor offers advantages in speed and density over previous array series. Improvements in design combined with advances in


    Original     		PDF CLA80000 DS3820-2 CLA80k 210ps Power Supply PS-613 uk CQFP44 GP141 DS3820 mux2*1 hp 4552 PSOP28-MP0818 cla85xxx PS-3306 Series Mitel Semiconductor process flow

    uPD654

    Abstract: L302 OPENCAD CMOS Block library
    Text: EA-C9 3.3-Volt, 0.35-Micron drawn CMOS Embedded Array NEC Electronics Inc. Preliminary March 1997 Description Figure 1. Embedded Array Core Integration NEC’s high-performance 0.35 µm drawn (0.27 µm L-effective) EA-C9 embedded array family offers both


    Original     		PDF 35-Micron A12633EU1V0DS00 uPD654 L302 OPENCAD CMOS Block library

    chip die npn transistor

    Abstract: No abstract text available
    Text: 700 Series 20V BIPOLAR ARRAY DESIGN MANUAL Last Revision Date: 2 December 2005 The 700 Series Design Manual has been originated and is maintained by Hans Camenzind, Array Design Inc. San Francisco. Feedback is welcome. Array Design offers design assistance


    Original     		PDF

    CQFP44

    Abstract: hp 4552 CLA80000 Series MQFP52 clt82xxx O2-A2 CQFP100 gh 312 PS-3306 Series cqfp120
    Text: CLA80000 Series High Density CMOS Gate Arrays DS3820 ISSUE 2.1 July 1997 INTRODUCTION ARRAY SIZES The CLA80k gate array series from Zarlink Semiconductor offers advantages in speed and density over previous array series. Improvements in design combined with advances in


    Original     		PDF CLA80000 DS3820 CLA80k 210ps CQFP44 hp 4552 CLA80000 Series MQFP52 clt82xxx O2-A2 CQFP100 gh 312 PS-3306 Series cqfp120

    intel 82c51

    Abstract: UT0.6uCRH UT06MRA010 ltx 600 sizes "rad" asic 400 000 gates UT06MRA050 1553 VHDL 82c51
    Text: Semicustom Products UT0.6µCRΗ/SRH Commercial RadHardTM and Strategic RadHardTM Gate Array Family Data Sheet December 2003 FEATURES PRODUCT DESCRIPTION ‰ Multiple gate array sizes up to 600,000 usable equivalent gates The high-performance UT0.6µCRH/SRH gate array family


    Original     		PDF 0E-10 intel 82c51 UT0.6uCRH UT06MRA010 ltx 600 sizes "rad" asic 400 000 gates UT06MRA050 1553 VHDL 82c51

    hp 4552

    Abstract: O2-A2 CQFP100 PSOP24-MP0816 CLT84 gh 312 clt82xxx CQFP44 diode gp 421 PS-3306 Series
    Text: CLA80000 Series High Density CMOS Gate Arrays DS3820 ISSUE 2.1 July 1997 INTRODUCTION ARRAY SIZES The CLA80k gate array series from Zarlink Semiconductor offers advantages in speed and density over previous array series. Improvements in design combined with advances in


    Original     		PDF CLA80000 DS3820 CLA80k 210ps hp 4552 O2-A2 CQFP100 PSOP24-MP0816 CLT84 gh 312 clt82xxx CQFP44 diode gp 421 PS-3306 Series

    PA7536

    Abstract: THX 201 26V12 08-16-002A
    Text: PA7536 PEEL Array Programmable Electrically Erasable Logic Array CMOS Electrically Erasable Technology - Reprogrammable in 28-pin DIP, SOIC and PLCC packages Versatile Logic Array Architecture - 12 I/Os, 14 inputs, 36 registers/latches - Up to 36 logic cell output functions


    Original     		PDF PA7536 28-pin THX 201 26V12 08-16-002A

    71051

    Abstract: 71055 71059 EA-C10 0.18-um CMOS technology characteristics CMOS-10 RAC RAMBUS fi01 2127k CB-C10
    Text: EA-C10 2.5-Volt, 0.25-Micron drawn CMOS Embedded Array NEC Electronics Inc. Preliminary March 1997 Figure 1. Embedded Array Core Integration Description The high-speed 0.25 µm drawn (0.18 µm L-effective) EA-C10 embedded array family offers both support for


    Original     		PDF EA-C10 25-Micron EA-C10 A12503EU1V0DS00 71051 71055 71059 0.18-um CMOS technology characteristics CMOS-10 RAC RAMBUS fi01 2127k CB-C10

    Untitled

    Abstract: No abstract text available
    Text: INTERNATIONAL CMOS TECHNOLOGY, INC. Preliminary Data TM PA7024 PEEL Array CMOS Programmable Electrically Erasable Logic Array Features User-Configurable High Density Logic Array — — — — Flexible Architecture Create multi-level l/O-buried logic circuits


    OCR Scan     		PDF PA7024 100mA

    Untitled

    Abstract: No abstract text available
    Text: INTERNATIONAL CMOS TECHNOLOGY, INC. Preliminary Data TM PA7040 PEEL Array CMOS Programmable Electrically Erasable Logic Array Features Flexible Architecture User-Configurable High Density Logic Array — — — — Create multi-level l/O-buried logic circuits


    OCR Scan     		PDF PA7040 120mA

    22V10PLD

    Abstract: 74ls74 timing setup hold PA7Q24
    Text: PA7024 PEEL Array mimi SEMICONDUCTORS February 1993 Features General Description User-Configurable High Density Logic Array The PA7024 is a user-configurable high-density Programmable Electrically Erasable Logic PEEL Array for creating multi-level, l/O-buried, logic circuits. Designed


    OCR Scan     		PDF PA7024 24-pin 28-pin 22V10PLD 74ls74 timing setup hold PA7Q24

    LSI LOGIC

    Abstract: 4x4 bit multipliers kt 714 metal detector plans types of 4x4 binary multipliers
    Text: LSI LOGIC LCA100K Compacted Array Plus Series 0.7-Micron HCMOS Preliminary The LCA100K Compacted Array Plus series is an HCMOS array-based ASIC product offering ex tremely high performance, combined with very high gate counts. The LCA100K series is manufactured


    OCR Scan     		PDF

    Untitled

    Abstract: No abstract text available
    Text: LSI LOGIC LCA100K Compacted Array Plus Series 0.7-Micron HCMOS Preliminary The LCA100K Compacted Array Plus series is an HCMOS array-based ASIC product offering ex tremely high performance, combined with very high gate counts. The LCA100K series is manufactured


    OCR Scan     		PDF LCA100K

    300-PIN CERAMIC PIN GRID ARRAY CPGA

    Abstract: LSI CMOS GATE ARRAY SIGNAL PATH designer
    Text: LSI LOGIC LSI Logic Corporation 1551 McCarthy Blvd Milpitas CA 95035 LCA100K Compacted Array Plus Series 0.7-Micron HCMOS ^ 408.433.8000 Telex 172153 Advance Information Description The LCA100K Compacted Array Plus series is an HCMOS array-based ASIC product offering extremely


    OCR Scan     		PDF LCA100K 300-PIN CERAMIC PIN GRID ARRAY CPGA LSI CMOS GATE ARRAY SIGNAL PATH designer