Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ALTERA HARDCOPY LOGIC FAMILY Search Results

    ALTERA HARDCOPY LOGIC FAMILY Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74HC4053FT Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, SPDT(1:2)/Analog Multiplexer, TSSOP16B, -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    74HC4051FT Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, SP8T(1:8)/Analog Multiplexer, TSSOP16B, -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    DCL541A01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=3:1) / Default Output Logic: Low / Input disable Visit Toshiba Electronic Devices & Storage Corporation
    DCL542H01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=2:2) / Default Output Logic: High / Output enable Visit Toshiba Electronic Devices & Storage Corporation
    DCL541B01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=3:1) / Default Output Logic: High / Input disable Visit Toshiba Electronic Devices & Storage Corporation

    ALTERA HARDCOPY LOGIC FAMILY Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    TSMC fuse

    Abstract: TSMC 40nm TSMC 90nm sram 65nm sram TSMC 40nm layout issue TSMC 40nm SRAM 32nm tsmc tsmc 130nm metal process SONY GERMANIUM TRANSISTOR germanium power devices corporation
    Text: White Paper Leveraging the 40-nm Process Node to Deliver the World’s Most Advanced Custom Logic Devices Introduction Altera’s launch of the Stratix IV and HardCopy® IV device families in the second quarter of 2008 marked the introduction of the world’s first 40-nm FPGAs and the industry’s only risk-free path to 40-nm ASICs. For Altera, the


    Original     		40-nm TSMC fuse TSMC 40nm TSMC 90nm sram 65nm sram TSMC 40nm layout issue TSMC 40nm SRAM 32nm tsmc tsmc 130nm metal process SONY GERMANIUM TRANSISTOR germanium power devices corporation PDF

    transmitter and receiver project

    Abstract: HC1S40F780 HC1S30F780 HC1S60 HC1S60F1020 HC1S60F
    Text: Section II. HardCopy Stratix Device Family Data Sheet This section provides designers with the data sheet specifications for HardCopy Stratix® structured ASICs. The chapters contain feature definitions of the internal architecture, JTAG boundary-scan testing


    Original     		PDF

    HC1S60F1020

    Abstract: HC1S40 HC1S60F HC1S40F780 HC1S80F1020
    Text: Section II. HardCopy Stratix Device Family Data Sheet This section provides designers with the data sheet specifications for HardCopy Stratix® structured ASICs. The chapters contain feature definitions of the internal architecture, JTAG boundary-scan testing


    Original     		PDF

    HC210

    Abstract: EP2S180 EP2S30 EP2S60 EP2S90 HC220 HC230 HC240 EP2S180F1020 HC220F672
    Text: Section I. HardCopy II Device Family Data Sheet This section provides designers with the data sheet specifications for HardCopy II devices. These chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing


    Original     		PDF

    HC1S40

    Abstract: HC1S60
    Text: 10. Description, Architecture, and Features H51002-3.3 Introduction HardCopy Stratix® structured ASICs provide a comprehensive alternative to ASICs. The HardCopy Stratix device family is fully supported by the Quartus® II design software, and, combined with a vast


    Original     		H51002-3 HC1S40 HC1S60 PDF

    HC1S60

    Abstract: No abstract text available
    Text: 2. Description, Architecture, and Features H51002-3.4 Introduction HardCopy Stratix ® structured ASICs provide a comprehensive alternative to ASICs. The HardCopy Stratix device family is fully supported by the Quartus® II design software, and, combined with a vast


    Original     		H51002-3 HC1S60 PDF

    hc335

    Abstract: 1517P WF484
    Text: 1. HardCopy III Device Family Overview HIII51001-3.1 Introduction This chapter provides an overview of features available in the HardCopy III device family. More details about these features can be found in their respective chapters. HardCopy III devices are Altera’s low-cost, high-performance, low-power ASICs with


    Original     		HIII51001-3 hc335 1517P WF484 PDF

    HC335FF1152

    Abstract: HC325FF780 HC335 EP3SE110F1152 EP3SE110F
    Text: Section I. Device Core This section provides a complete overview of all features relating to the HardCopy III device family. HardCopy III devices are Altera’s latest generation of low-cost, high-performance, low power ASICs with pin-outs, densities, and


    Original     		PDF

    HC1S6

    Abstract: transmitter and receiver project HC1S40F780 HC1S60 HC1S30F780 HC1S40
    Text: Section I. HardCopy Stratix Device Family Data Sheet This section provides designers with the data sheet specifications for HardCopy Stratix structured ASICs. The chapters contain feature definitions of the internal architecture, JTAG boundary-scan testing


    Original     		PDF

    H51006-2

    Abstract: No abstract text available
    Text: Section III. HardCopy APEX Device Family Data Sheet This section provides designers with the data sheet specifications for HardCopy APEXTM devices. These chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan


    Original     		HC20K1500 H51006-2 PDF

    HC220F672

    Abstract: HC210 HC230 EP2S180 EP2S30 EP2S60 EP2S90 HC220 HC240 EP2S30F484I4
    Text: Section I. HardCopy II Device Family Data Sheet This section provides designers with the data sheet specifications HardCopy II devices. These cpaters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operationg conditions, AC timing parameters, a


    Original     		PDF

    EP2S180

    Abstract: EP2S30 EP2S60 EP2S90 HC210 HC220 HC230 HC240 encounter conformal equivalence check user guide EP2S180F1020
    Text: Section I. HardCopy II Device Family Data Sheet This section provides designers with the data sheet specifications for HardCopy II devices. These chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: Section III. HardCopy APEX Device Family Data Sheet This section provides designers with the data sheet specifications for HardCopy APEXTM devices. These chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan


    Original     		HC20K1500 PDF

    HC210

    Abstract: EP2S180 EP2S30 EP2S60 EP2S90 HC220 HC230 HC240 EP2S180F1020 DIODE 436
    Text: Section I. HardCopy II Device Family Data Sheet This section provides designers with the data sheet specifications for HardCopy II devices. These chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing


    Original     		PDF

    EP2S180F1020

    Abstract: transistor 537 b 360 EP2S30F484I4 HC230F
    Text: Section I. HardCopy II Device Family Data Sheet This section provides designers with the data sheet specifications for HardCopy II devices. These chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing


    Original     		PDF

    LF1152

    Abstract: EP4SE360 ep4sgx180 EP4SGX290 EP4SGX360 EP4SGX70 HIV51001-2 EP4SE530H35 "Stratix IV" Package layout footprint HC4GX35
    Text: Section I. Device Core This section provides a complete overview of all features relating to the HardCopy IV device family. HardCopy IV devices are Altera’s latest generation of low-cost, high-performance, low power ASICs with pin-outs, densities, and


    Original     		PDF

    EP20K1000E

    Abstract: EP20K1500E EP20K600E HC20K1000 HC20K1500 HC20K400 HC20K600
    Text: Section III. HardCopy APEX Device Family Data Sheet This section provides designers with the data sheet specifications for HardCopy APEXTM devices. These chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan


    Original     		PDF

    EP4SE230F780

    Abstract: EP4SE530F1517 HIV51008-2 SSTL-15 SSTL-18 88Tx 1760-Pin
    Text: 8. High-Speed Differential I/O Interfaces and DPA in HardCopy IV Devices HIV51008-2.1 The HardCopy IV device family offers up to 1.25-Gbps differential I/O capabilities to support source-synchronous communication protocols such as Utopia, RapidIO®, XSBI, SGMII, SFI, and SPI. HardCopy IV and Stratix® IV devices have identical


    Original     		HIV51008-2 25-Gbps EP4SE230F780 EP4SE530F1517 SSTL-15 SSTL-18 88Tx 1760-Pin PDF

    HC230F1020

    Abstract: HC230
    Text: HardCopy II Structured ASIC Family November 2008, Version 1.1 Errata Sheet Introduction This errata sheet provides updated information on HardCopy II devices. This document addresses known issues and includes methods to work around the issues. Table 1 shows the specific issues affecting HardCopy II devices.


    Original     		HC230F1020 HC230F1020 HC230 PDF

    HD-SDI over sdh

    Abstract: pcie Gen2 payload tx2/rx2 HIV53001-1
    Text: Section I. Transceiver Architecture This section provides a description of transceiver architecture and dynamic reconfiguration for the HardCopy IV device family. This section includes the following chapters: • Chapter 1, HardCopy IV GX Transceiver Architecture


    Original     		PDF

    EP4SGX180

    Abstract: EP4SGX290 EP4SGX360 EP4SGX70 HIV51001-2 ddr3 PCB footprint DDR3 embedded system SCHEMATIC KB920 Altera Stratix II BGA 484 pinout EP4SE230
    Text: 1. HardCopy IV Device Family Overview HIV51001-2.2 This chapter provides an overview of features available in the HardCopy IV device family. More details about these features can be found in their respective chapters. HardCopy IV ASICs are the only 40-nm system-capable ASICs designed with an


    Original     		HIV51001-2 40-nm EP4SGX180 EP4SGX290 EP4SGX360 EP4SGX70 ddr3 PCB footprint DDR3 embedded system SCHEMATIC KB920 Altera Stratix II BGA 484 pinout EP4SE230 PDF

    1517-pin

    Abstract: DPA Series LVDS Buffer SSTL-15 SSTL-18 HC325F HC335f
    Text: 8. High-Speed Differential I/O Interfaces and DPA in HardCopy III Devices HIII51008-3.1 The HardCopy III device family offers up to 1.25-Gbps differential I/O capabilities to support source-synchronous communication protocols such as Utopia, RapidIO®, XSBI, SGMII, SFI, and SPI. HardCopy III and Stratix ® III devices have identical


    Original     		HIII51008-3 25-Gbps 1517-pin DPA Series LVDS Buffer SSTL-15 SSTL-18 HC325F HC335f PDF

    PCG-01009-1

    Abstract: No abstract text available
    Text: HardCopy IV GX and HardCopy IV E Device Family Pin Connection Guidelines Preliminary PCG-01009-1.0 y r na 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos


    Original     		PCG-01009-1 PDF

    hd-SDI driver

    Abstract: HD-SDI over sdh PCI 1350 HIV54001-1 SSTL-15 SSTL-18 PRBS24
    Text: Section I. HardCopy IV Device Datasheet This section provides the datasheet for the HardCopy IV device family. This section includes the following chapter: • Chapter 1, DC and Switching Characteristics of HardCopy IV Devices Revision History Refer to each chapter for its own specific revision history. For information on when


    Original     		HIV54001-1 hd-SDI driver HD-SDI over sdh PCI 1350 SSTL-15 SSTL-18 PRBS24 PDF