ADSP21010 Search Results

ADSP21010 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
adsp 210xx architecture Abstract: 12pin connector circular ADSP-21020 ADDS-21020-EZ-ICE c1855 INVERSE FAST FOURIER TRANSFORM ADSP-21000 ADSP-21010 AD1849 ADSP21020 Text: a ADSP-21000 Family Development Tools ADDS-210xx-TOOLS FEATURES FEATURES DEVELOPMENT SOFTWARE TOOLS DEVELOPMENT HARDWARE TOOLS ASSEMBLER Easy-to-Use Algebraic Syntax EZ-LAB DEVELOPMENT BOARD Enables Evaluation, Prototyping, and Development of ADSP-21000 Family-Based Systems	Original	ADSP-21000 ADDS-210xx-TOOLS 16-Bit EDSP-21020 ADDS-21020-EZ-ICE ADSP-21020 ADDS-21020-EZKITPL ADDS-2106x-EZ-LAB adsp 210xx architecture 12pin connector circular ADDS-21020-EZ-ICE c1855 INVERSE FAST FOURIER TRANSFORM ADSP-21010 AD1849 ADSP21020	PDF
Write the addressing modes used in ADSP-210XX Abstract: ADSP-210xx addressing modes 386SX 486SX ADSP-2100 ADSP21000 ADSP-21000 ADSP-21020 16-slot "run g21k in a DOS box from windows" Text: ADSP-21000 Family Development Tools 3.3 Release Note Copyright 1997 Analog Devices, Inc. #83-000855-05 ADSP-21000 Family Development Software 5/8/97 a Release 3.3 page 2 ADSP-21000 Family Development Software Release 3.3 1 GENERAL INFORMATION . 5	Original	ADSP-21000 Write the addressing modes used in ADSP-210XX ADSP-210xx addressing modes 386SX 486SX ADSP-2100 ADSP21000 ADSP-21020 16-slot "run g21k in a DOS box from windows"	PDF
adsp-210XX Abstract: ADSP-21160 SF10 SF12 SF13 SF14 SF15 ADSP21160 0X48 I15-I0 Text: ADSP-21160 SHARC DSP Instruction Set Reference Revision 2.0, November 2003 Part Number 82-001967-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document	Original	ADSP-21160 N7-62 32-bit adsp-210XX SF10 SF12 SF13 SF14 SF15 ADSP21160 0X48 I15-I0	PDF
ADSP21020BG120 Abstract: ADSP-21020 Text: BACK a FEATURES Superscalar IEEE Floating-Point Processor Off-Chip Harvard Architecture Maximizes Signal Processing Performance 30 ns, 33.3 MIPS Instruction Rate, Single-Cycle Execution 100 MFLOPS Peak, 66 MFLOPS Sustained Performance 1024-Point Complex FFT Benchmark: 0.58 ms	Original	1024-Point 32-Bit 40-Bit 80-Bit 223-Lead ADSP21020BG120 ADSP-21020	PDF
RY 126 Abstract: SSi E 1110 4 bit ALU ADSP-21000 ADSP-21010 f01r Text: Compute Operation Reference B.1 B OVERVIEW Compute operations execute in the multiplier, the ALU and the shifter. The 23-bit compute field is like a mini-instruction within the ADSP-21000 instruction and can be specified for a variety of compute operations. This	Original	23-bit ADSP-21000 32-bit 40-bit) RY 126 SSi E 1110 4 bit ALU ADSP-21000 ADSP-21010 f01r	PDF
ADSP-21060 1993 Abstract: RXB38 ADSP-21000 national linear application notes book CU01 ADSP-21060 ADSP-21061 ADSP-21062 ADSP-2106X A-18 Text: ADSP-2106x SHARC Processor User’s Manual Revision 2.1, March 2004 Part Number 82-000795-03 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2004 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express	Original	ADSP-2106x ADSP-21060 1993 RXB38 ADSP-21000 national linear application notes book CU01 ADSP-21060 ADSP-21061 ADSP-21062 A-18	PDF
adsp 210xx architecture Abstract: adsp 210xx architecture diagram ADSP-21000 adsp-210XX ADSP-210x ADDS21020-EZ-LAB ADDS-210XX-SW-PC ADSP21000 ADSP-21020 adsp-210XX instruction set Text: BACK a ADSP-21000 Family Development Tools ADDS-210xx-TOOLS FEATURES FEATURES DEVELOPMENT SOFTWARE TOOLS DEVELOPMENT HARDWARE TOOLS ASSEMBLER Easy-to-Use Algebraic Syntax EZ-LAB DEVELOPMENT BOARD Enables Evaluation, Prototyping, and Development of ADSP-21000 Family-Based Systems	Original	ADSP-21000 ADDS-210xx-TOOLS 16-Bit 11-Pin ADSP-2106x ASSEMB2106x-EZ-KIT ADSP-21020 adsp 210xx architecture adsp 210xx architecture diagram adsp-210XX ADSP-210x ADDS21020-EZ-LAB ADDS-210XX-SW-PC ADSP21000 adsp-210XX instruction set	PDF
ADSP-21010 Abstract: RY 126 ADSP-21000 ADSP-21160 SHARC Instruction Set Reference Text: 7 COMPUTATIONS REFERENCE Figure 7-0. Table 7-0. Listing 7-0. Compute Field Compute operations execute in the multiplier, the ALU, and the shifter. The 23-bit compute field is a mini instruction within the ADSP-21000 instruction and can be specified for a variety of compute operations. This	Original	23-bit ADSP-21000 R11-8 R15-12, R15-12 F11-8 F15-12, F15-12 ADSP-21010 RY 126 ADSP-21000 ADSP-21160 SHARC Instruction Set Reference	PDF
F12-F0 Abstract: Absolute Value Circuit ADSP-21000 ADSP-21160 Text: % &20387 23(5$7,21 5( (5(1&( Figure B-0. Table B-0. Listing B-0. Compute operations execute in the multiplier, the ALU, and the shifter. The 23-bit compute field is like a mini instruction within the ADSP-21000 instruction and can be specified for a variety of compute	Original	23-bit ADSP-21000 R11-8 R15-12 F11-8 F15-12 F12-F0 Absolute Value Circuit ADSP-21160	PDF
adsp 210xx architecture Abstract: sharc parametric equalizer DM 311 BG 30 sonar beamforming PID controller equation ADSP-21000 ADSP-210xx VOCODER lms.asm ADSP21000 Text: ADSP-21000 Family Application Handbook Volume 1 a ADSP-21000 Family Application Handbook Volume 1  1994 Analog Devices, Inc. ALL RIGHTS RESERVED PRODUCT AND DOCUMENTATION NOTICE: Analog Devices reserves the right to change this product and its documentation without prior notice.	Original	ADSP-21000 adsp 210xx architecture sharc parametric equalizer DM 311 BG 30 sonar beamforming PID controller equation ADSP-210xx VOCODER lms.asm ADSP21000	PDF
EXORCISER Abstract: STK series ADSP-21010 ADSP-21020 ElfSpl21k Text: å 63/,77 5 Contents/Index Splitter Contents/Index Splitter Figure 8-0. Listing 8-0. Table 8-0. The splitter prepares non-bootable-PROM-image files (usually only associated with the ADSP-21020 or ADSP-21010 DSP systems . In almost all instances, developers working with an ADSP-2106x DSP should use the	Original	ADSP-21020 ADSP-21010 ADSP-2106x ElfSpl21k) ElfSpl21k EXORCISER STK series	PDF
F12-F0 Abstract: trigonometric, mathematical transcendental function 6E20 ADSP 2015 ADSP-21000 ADSP-210xx addressing mode diode F4 F12-F4 F15F15 F12d Text: Trigonometric, Mathematical & Transcendental Functions 2 This chapter contains listings and descriptions of several useful trigonometric, mathematical and transcendental functions. The functions are Trigonometric • sine/cosine approximation • tangent approximation	Original		PDF
addressing modes of ADSP-210XX Abstract: adsp-210XX ADSP-210xx addressing modes PM48 multi timer ADSP-2100 ADSP-21000 ADSP-21020 ADSP-2106X sharc ADSP-2106x architecture VGA 65530 Text: ADSP-21000 Family Development Tools Release Note for 3.3 PC Release 3.3.1 UNIX Release Copyright 1997 Analog Devices, Inc. #83-000855-06 1 GENERAL INFORMATION .1	Original	ADSP-21000 M111K M111K: addressing modes of ADSP-210XX adsp-210XX ADSP-210xx addressing modes PM48 multi timer ADSP-2100 ADSP-21020 ADSP-2106X sharc ADSP-2106x architecture VGA 65530	PDF
ADSP-21xxx Abstract: ADSP-21XXX MEMORY ADSP-21020 DMA19 adsp 21010 ADSP-21020KG-80 ADSP-21XXX instruction dmd20 ADSP-2100 ADSP-21000 Text: a FEATURES Superscalar IEEE Floating-Point Processor Off-Chip Harvard Architecture Maximizes Signal Processing Performance 30 ns, 33.3 MIPS Instruction Rate, Single-Cycle Execution 100 MFLOPS Peak, 66 MFLOPS Sustained Performance 1024-Point Complex FFT Benchmark: 0.58 ms	Original	1024-Point 32-Bit 40-Bit 80-Bit 223-Lead ADSP-21xxx ADSP-21XXX MEMORY ADSP-21020 DMA19 adsp 21010 ADSP-21020KG-80 ADSP-21XXX instruction dmd20 ADSP-2100 ADSP-21000	PDF

Untitled Abstract: No abstract text available Text: ANALOG DEVICES INC bSE D ö l b ö D G 0D30fl7a TT1 D 32-Bit IEEE Floating-Point DSP Microprocessor ANALOG ► DEVICES FEATURES Superscalar IEEE Floating-Point Processor Off-Chip Harvard Architecture Maximizes Signal Processing Performance 80 ns, 12.5 MIPS Instruction Rate, Single-Cycle	OCR Scan	0D30fl7a 32-Bit 1024-Point 80-Bit ADSP-21010KS-50 ADSP-21010BS-50 304-Lead	PDF
ADSP-21010 Abstract: TMS320C30 ADSP-21020 AN-235 ADSP-21020 AN235 DSP modulo multiplier AN-235 block diagram of tms320c30 Text: ANALOG ► DEVICES AN-235 APPLICATION NOTE ONE TECHNOLOGY W AY • P .O . BOX 9106 • NORWOOD, MASSACHUSETTS 02062-9106 • 617/329-4700 Considerations For Selecting a DSP Processor ADSP-21020/ADSP-21010 vs. TMS320C30 by Dan Ash INTRODUCTION Digital signal processing algorithms consist of multiplications	OCR Scan	AN-235 ADSP-21020/ADSP-21010 TMS320C30) throughputADSP-21020 ADSP-21010 ADSP-21020 TMS320 TMS320C30 AN-235 ADSP-21020 AN235 DSP modulo multiplier block diagram of tms320c30	PDF
ADSP 21 XXX Sharc processor Abstract: sharc 21xxx architecture block diagram block diagram of ADSP21xxx SHARC processor ADSP-21060 ADSP21060 1H023 Text: ADSP-21060 SHARC October 1993 For current information contact Analog Devices at 617 461-3881 SUMMARY • • • • • H igh -P erform an ce S ig n a l C om p u ter for S p eech , S o u n d , G raphics, and Im a g in g A p p lic a tio n s S u p er H arvard A rchitecture— Four In d e p e n d en t B u ses for D u a l D ata, In stru ction s, and I/O	OCR Scan	ADSP-21060 P1841-4-10/93 ADSP 21 XXX Sharc processor sharc 21xxx architecture block diagram block diagram of ADSP21xxx SHARC processor ADSP21060 1H023	PDF
ADSP-21010 Abstract: adsp 21010 ADSP-21000 ADSP-21020 PMA23-0 Text: ANALOG DEVICES INC bSE » OfilböOO 003ÖÖ7Ö GENERAL DESCRIPTION The ADSP-21010 is the low-cost member of Analog Devices’ family of single-chip IEEE floating-point processors optimized for digital signal processing applications. It is a 12.5 MIPS, 32-bit-only version of the ADSP-21020 IEEE Floating-Point	OCR Scan	32-Bit 1024-Point 80-Bit ADSP-21010KS-50 304-Lead ADSP-21010BS-50 ADSP-21010 adsp 21010 ADSP-21000 ADSP-21020 PMA23-0	PDF