Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ADDRESS GENERATION UNIT Search Results

    ADDRESS GENERATION UNIT Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TMPM4GQF15FG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP144-2020-0.50-002 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM4GRF20FG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP176-2020-0.40-002 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM4KMFWAFG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP80-1212-0.50-003 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM4MMFWAFG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP80-1212-0.50-003 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM4NQF10FG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP144-2020-0.50-002 Visit Toshiba Electronic Devices & Storage Corporation

    ADDRESS GENERATION UNIT Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    nec 2501

    Abstract: 8 bit binary full adder address generation unit DSP56K 16 bit full adder
    Text: SECTION 4 ADDRESS GENERATION UNIT MOTOROLA ADDRESS GENERATION UNIT 4-1 SECTION CONTENTS SECTION 4.1 ADDRESS GENERATION UNIT AND ADDRESSING MODES .3 SECTION 4.2 AGU ARCHITECTURE .3 4.2.1 Address Register Files Rn .3


    Original     		PDF

    16 bit full adder

    Abstract: Register srv 2048
    Text: SECTION 4 ADDRESS GENERATION UNIT AGU MOTOROLA ADDRESS GENERATION UNIT (AGU) 4-1 SECTION CONTENTS 4.1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.10 4.11 4-2 INTRODUCTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ADDRESS REGISTER FILE (Rn) . . . . . . . . . . . . . . . . . . . . . . . . . . . .


    Original     		16-bit 16 bit full adder Register srv 2048 PDF

    015m01

    Abstract: AA0014 AA0015 DSP56800 address generation unit AA0022
    Text: SECTION 4 ADDRESS GENERATION UNIT DSP56800 Family Manual 4-1 Address Generation Unit 4.1 4.2 4.3 4.4 4.5 4-2 INTRODUCTION. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-3 ARCHITECTURE AND PROGRAMMING MODEL. . . . . . 4-4 ADDRESSING MODES . . . . . . . . . . . . . . . . . . . . . . . . . . 4-8


    Original     		DSP56800 015m01 AA0014 AA0015 address generation unit AA0022 PDF

    16 bit full adder

    Abstract: DSP56100 reverse carry addition
    Text: Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. SECTION 4 ADDRESS GENERATION UNIT AGU MOTOROLA ADDRESS GENERATION UNIT (AGU) For More Information On This Product, Go to: www.freescale.com 4-1 Freescale Semiconductor, Inc. Freescale Semiconductor, Inc.


    Original     		16-bit 16 bit full adder DSP56100 reverse carry addition PDF

    16 bit full adder

    Abstract: DSP56001 8 bit binary full adder
    Text: SECTION 5 ADDRESS GENERATION UNIT AND ADDRESSING MODES This section contains three major subsections. The first subsection describes the hardware architecture of the address generation unit AGU ; the second subsection describes the programming model. The third subsection describes the addressing


    Original     		DSP56000/DSP56001 32x24 256x24 256x24RIGINAL 16 bit full adder DSP56001 8 bit binary full adder PDF

    DSP56000

    Abstract: DSP56300 LA 4427
    Text: 4 4.1 ADDRESS GENERATION UNIT AGU ARCHITECTURE The AGU is one of the three execution units on the DSP56300 Core. The AGU performs the effective address calculations using integer arithmetic necessary to address data operands in memory and contains the registers used to generate the addresses. It


    Original     		DSP56300 XX0000 XX0001 XX0002 XX8001 XX8003 XX8007 DSP56000 LA 4427 PDF

    EMI filter mf 420

    Abstract: DSP56007
    Text: Freescale Semiconductor, Inc. INDEX Symbols HCSR Receive Interrupt Enable 5-16 Numerics HRIE 5-16 Freescale Semiconductor, Inc. A Address Buses 1-12 Address Generation Unit 1-11 Application Examples C-1 Application Examples — See Appendix D Applications


    Original     		DSP56007 EMI filter mf 420 PDF

    REGULATOR motorola IC 7812

    Abstract: 7812 ck DSP56100 DSP56166 DSP56167 1003t Nippon capacitors
    Text: MOTOROLA Freescale Semiconductor, Inc. Order this document by: DSP56167/D, Rev. 1 SEMICONDUCTOR TECHNICAL DATA DSP56167 Advance Information 16-BIT DIGITAL SIGNAL PROCESSOR IN AR 15 XAB2 PAB IM Port B or Host XAB1 Address Generation Unit Peripheral Address


    Original     		DSP56167/D, DSP56167 16-BIT REGULATOR motorola IC 7812 7812 ck DSP56100 DSP56166 DSP56167 1003t Nippon capacitors PDF

    DSP56009

    Abstract: edwe
    Text: Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. INDEX A E Address Buses 1-12 Address Generation Unit 1-11 Application Examples C-1 Application Examples — See Appendix D Applications Early Reflection Filter C-6 Program Overlay C-5 Single Delay Line C-5


    Original     		DSP56004/007 DSP56009 edwe PDF

    DSP56004

    Abstract: 3 phase EMI filter TRANSMITTER motorola mc
    Text: Freescale Semiconductor, Inc. INDEX Freescale Semiconductor, Inc. A Address Buses 1-12 Address Generation Unit 1-11 Application Examples C-1 Application Examples — See Appendix D Applications Early Reflection Filter C-6 Program Overlay C-5 Single Delay Line C-5


    Original     		DSP56004/007 DSP56004 3 phase EMI filter TRANSMITTER motorola mc PDF

    hc-sr

    Abstract: DSP56011 IEC958
    Text: Freescale Semiconductor, Inc. INDEX A Address Buses 1-12 Address Generation Unit 1-11 AES/EBU 8-3 B Freescale Semiconductor, Inc. bootstrap loading using the HI 4-54 Bootstrap Program Listing A-4 bootstrap ROM 1-16 Bootstrap ROM — See Appendix A C CDP Format 1-18, 6-3


    Original     		CP-340 DSP56011 hc-sr IEC958 PDF

    16550 uart

    Abstract: 16550 uart 16550 "Programmable Interrupt Controller" AM5x86 PCI I/O interface Programmable Controller sdram controller bus arbiter
    Text: A D V A N C E I N F O R M A T I O N Address Decode Unit Address GP Bus Controller GP Bus Clock Generation External GP Bus Programmable Interrupt Controller Programmable Interval Timer CPU Bus Interface CPU Bus Arbiter Read/Write Buffers ROM/Flash Controller


    Original     		Am5x86® lanTMSC520 16550 uart 16550 uart 16550 "Programmable Interrupt Controller" AM5x86 PCI I/O interface Programmable Controller sdram controller bus arbiter PDF

    DSP56001

    Abstract: 32X24 16 bit full adder
    Text: Freescale Semiconductor, Inc. This section contains three major subsections. The first subsection describes the hardware architecture of the address generation unit AGU ; the second subsection describes the programming model. The third subsection describes the addressing


    Original     		DSP56000/DSP56001 DSP56001 32X24 16 bit full adder PDF

    tc001

    Abstract: Am2940
    Text: Am2940 DMA Address Generator DISTINCTIVE CHARACTERISTICS DMA Address Generation Programmable Control Modes Generates memory address, word count and DONE signal for DMA transfer operation. Provides four types of DMA transfer control plus memory address increm ent/decrem ent.


    OCR Scan     		Am2940 Am2940 03575B tc001 PDF

    full adder circuit using 2*1 multiplexer

    Abstract: 4 bit binary pipeline ripple carry adder full adder using Multiplexer block diagram Am2901s AM2930DC AM2930 AM2930DM AM2930FM pin diagram of full adder using Multiplexer IC AM2930DMB
    Text: Am2930 Program Control Unit DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION • Powerful, 4-bit slice address controller for memories Useful w ith both main memory and microprogram memory Expandable to generate any address length Executes 32 instructions Autom atic generation of address and update of program


    OCR Scan     		Am2930 Se30PC AM2930DC AM2930DC-B AM2930DM AM2930DM-B AM2930FM F-28-2 AM2930FM-B full adder circuit using 2*1 multiplexer 4 bit binary pipeline ripple carry adder full adder using Multiplexer block diagram Am2901s pin diagram of full adder using Multiplexer IC AM2930DMB PDF

    82307

    Abstract: Motherboard IBM t21 290186 dma controller chip
    Text: 82307 DMA/Micro Channel ARBITRATION CONTROLLER • 8 Channel DMA Controller 8 /16-Bit ■ Refresh Address Generation/Cycling ■ Address Decoding — Numeric Coprocessor — Interrupt Controller — POS Address Space for Expansion Slots ■ Numerics Co-processor Interface


    OCR Scan     		/16-Bit) 132-Pin 82307 Motherboard IBM t21 290186 dma controller chip PDF

    Siemens sab 2793b-p

    Abstract: No abstract text available
    Text: SIEMENS Data / Address Buffer of Siemens PC-AT Chipset SAB 82C215 Advance Information • Address buffer and latch for local CPUand X-address bus interface • Parity generation / detection logic for memory data bus • Data buffer and latch for local CPU


    OCR Scan     		82C215 16-bit 84-pin PL-CC-84) 82C215 PL-CC-84 Siemens sab 2793b-p PDF

    AM2940DC

    Abstract: AM2940DC-B AM2940DM AM2940DM-B AM2940FM AM2940FM-B AM2940XC 2272 aq ZG20 am2940
    Text: Am2940 DMA Address Generator DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION • DMA Address Generation Generates memory address, word count and DONE signal for DMA transfer operation. The Am2940, a 28-pin member of Advanced Micro Devices Am2900 family of Low-Power Schottky bipolar LSI chips, is a


    OCR Scan     		Am2940 AM2940XC MIL-STD-883 AM2940XM 2010B. MIL-STD-883, AM2940DC AM2940DC-B AM2940DM AM2940DM-B AM2940FM AM2940FM-B 2272 aq ZG20 PDF

    Untitled

    Abstract: No abstract text available
    Text: 82307 DMA/Micro Channel ARBITRATION CONTROLLER • 8 Channel DMA Controller 8/ 16-Bit ■ Integrated Central Arbitration Control Point ■ Refresh Address Generation/Cycling ■ Numerics Co-processor Interface ■ Address Decoding — Numeric Coprocessor


    OCR Scan     		16-Bit) 132-Pin PDF

    80C206

    Abstract: SAB82C206 smd MP1 AN 82C211 KJH T6 82C215 CHIPset for 80286 82C212 SAB82C211 sab 286
    Text: SIEMENS Data / Address Buffer of Siemens PC-AT Chipset SAB 82C215 Advance Information • Address buffer and latch for local CPUand X-address bus interface Parity generation / detection logic for memory data bus • Data buffer and latch for local CPU data bus / memory data bus interface


    OCR Scan     		82C215 16-bit 84-pin PL-CC-84) DO-15 AO-23 MDO-15 SDO-15 35MCSA9/90 80C206 SAB82C206 smd MP1 AN 82C211 KJH T6 82C215 CHIPset for 80286 82C212 SAB82C211 sab 286 PDF

    M68060

    Abstract: MC68060 pipeline
    Text: MC68060 ACRONYM LIST AGU— address generation unit ALU— arithmetic logic unit ATC— address translation cache BUSCR— bus control register CACR— cache control register CCR— condition code register CM— cache mode CPU— central processing unit DFC— destination function code


    OCR Scan     		MC68060 M68060 pipeline PDF

    Untitled

    Abstract: No abstract text available
    Text: SIEMENS Data / Address Buffer of Siemens PC-AT Chipset SAB 82C215 Advance Information • Address buffer and latch for local CPUand X-address bus interface Parity generation detection logic for m em ory data bus • Data buffer and latch for local CPU data bus / m em ory data bus interface


    OCR Scan     		82C215 16-bit 84-pin PL-CC-84) 82C215 82sable) i10ns, PDF

    74f968

    Abstract: No abstract text available
    Text: National Semiconductor 74F968 1 Mbit Dynamic RAM Controller General Description Features The 'F968 is a high performance memory controller, replac­ ing many SSI and MSI devices by grouping several unique functions. It provides two 10-bit address latches and two 10bit counters for row and column address generation during


    OCR Scan     		74F968 10-bit 10bit 52-pin b5G1122 PDF

    SN74ACT2440

    Abstract: SN74BCT2420 D31-DO
    Text: SN74ALS2442 NuBus BLOCK SLAVE ADDRESS GENERATOR D3355, OCTOBER 1989-REVISED JANUARY 1991 Designed to Support NuBus™ Block Slave Address Generation as Defined by ANSI/IEEE Std 1196-1987 FN PACKAGE TOP VIEW S IO m l * Z 3 d 8 2 CD l < to I z S I_II_11_11_II_1


    OCR Scan     		SN74ALS2442 D3355, 1989-REVISED ACT2440 BCT2420 20-Pin SN74ACT2440 SN74BCT2420 D31-DO PDF