Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ACEX1 Search Results

    SF Impression Pixel

    ACEX1 Price and Stock

    AC Electronics ACE-X10-1555CP

    10W CONSTANT POWER EMERGENCY BA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey ACE-X10-1555CP Box 100 1
    • 1 $72.89
    • 10 $72.89
    • 100 $72.89
    • 1000 $72.89
    • 10000 $72.89
    		Buy Now

    AC Electronics ACE-X10T-1555CP

    10W COLD START (-20C) CONSTANT P
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey ACE-X10T-1555CP Box 100 1
    • 1 $88.2
    • 10 $88.2
    • 100 $88.2
    • 1000 $88.2
    • 10000 $88.2
    		Buy Now

    AC Electronics ACE-X10-55-190

    10W EMERG BACK-UP BATT & INV
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey ACE-X10-55-190 Bulk 74 1
    • 1 $70.03
    • 10 $70.03
    • 100 $70.03
    • 1000 $70.03
    • 10000 $70.03
    		Buy Now

    Microchip Technology Inc 3427ACEX12M0000

    Standard Clock Oscillators XO, CMOS, 50ppm, -10 to 70C, 25MHz
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics 3427ACEX12M0000
    • 1 $268.71
    • 10 $254.79
    • 100 $254.79
    • 1000 $254.79
    • 10000 $254.79
    		Get Quote

    Netpatibles 470-ACEX-150CM-NP

    SFP28 TO SFP28 25GBE PASSIVE
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    NAC 470-ACEX-150CM-NP 1
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Find more ACEX1 price and stock on Findchips.com

    ACEX1 Datasheets (12)

    Part ECAD Model Manufacturer Description Curated Type PDF
    ACEX1 Unknown Original PDF
    ACEX 1K Altera Configuring PLDs with FLASH Memory Original PDF
    ACEX 1K Altera Ordering Information Original PDF
    ACEX 1K Altera ACEX 1K Programmable Logic Device Family Data Sheet Original PDF
    ACEX 1K Altera ACEX Devices Brochure: Low-Cost Solutions for High Volume Applications Original PDF
    ACEX1K Altera Programmable Logic Original PDF
    ACEX1K Altera ACEX1K Programmable Logic Device Family Data Sheet Original PDF
    ACEX 1K Altera EPC16 Configuration Device Data Sheet Original PDF
    ACEX 1K Altera Figure 43 Design File for Configuring FLEX 10K & FLEX 6000 (37 KB) Original PDF
    ACEX 1K Altera Figure 43 Design File for Configuring APEX 20K (43 KB) Original PDF
    ACEX 1K Altera AN 116: Configuring SRAM-Based LUT Devices Original PDF
    ACEX1K Unknown Programmable Logic Device Family Original PDF

    ACEX1 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    82c54 verilog code

    Abstract: verilog code for 16 bit binary multiplier binary multiplier Vhdl code vhdl code for 8 bit bcd COUNTER processor control unit vhdl code D8254 binary multiplier Verilog code APEX20K APEX20KC FLEX10KE
    Text: D8254 Programmable Interval Timer ver 1.08 OVERVIEW The D8254 is a programmable interval timer/counter, binary compatible with industry standard 82C54. The D8254 solves one of the most common problems in any microcomputer system, the generation of accurate


    Original     		PDF D8254 D8254 82C54. 82c54 verilog code verilog code for 16 bit binary multiplier binary multiplier Vhdl code vhdl code for 8 bit bcd COUNTER processor control unit vhdl code binary multiplier Verilog code APEX20K APEX20KC FLEX10KE

    vhdl code for Clock divider for FPGA

    Abstract: verilog code divide floating point verilog verilog code for floating point unit IEEE-754 vhdl code of floating point unit APEX20K APEX20KC APEX20KE FLEX10KE
    Text: DFPDIV Floating Point Pipelined Divider Unit ver 2.15 OVERVIEW The DFPDIV uses the pipelined mathematics algorithm to divide two arguments. The input numbers format is according to IEEE754 standard. DFPDIV supports single precision real number. Divide operation was pipelined up to 15 levels. Input data are fed every


    Original     		PDF IEEE754 IEEE-754 IEEE-754 vhdl code for Clock divider for FPGA verilog code divide floating point verilog verilog code for floating point unit vhdl code of floating point unit APEX20K APEX20KC APEX20KE FLEX10KE

    verilog code for floating point multiplication

    Abstract: verilog code for 32-bit alu with test bench ieee single precision floating point alu in vhdl ieee floating point alu in vhdl CORDIC altera APEX20K APEX20KC APEX20KE DP8051XP FLEX10KE
    Text: DP8051XP Pipelined High Performance 8-bit Microcontroller ver 4.05 OVERVIEW DP8051XP is a ultra high performance, speed optimized soft core of a single-chip 8bit embedded controller dedicated for operation with fast typically on-chip and slow (offchip) memories. The core has been designed


    Original     		PDF DP8051XP DP8051XP DP8051XP: verilog code for floating point multiplication verilog code for 32-bit alu with test bench ieee single precision floating point alu in vhdl ieee floating point alu in vhdl CORDIC altera APEX20K APEX20KC APEX20KE FLEX10KE

    bosch can 2.0B

    Abstract: DPRAM FLEX10KE BOSCH CAN vhdl Bosch can Bosch d_can Bosch APEX20K APEX20KC APEX20KE
    Text: DCAN Configurable CAN Bus Controller ver 1.01 ● Last Error Code The DCAN is a stand-alone controller for the Controller Area Network CAN widely used in automotive and industrial applications. DCAN conforms to Bosch CAN 2.0B specification (2.0B Active). Core has simple CPU interface


    Original     		PDF APEX20KC APEX20KE APEX20K FLEX10KE 32-bit bosch can 2.0B DPRAM FLEX10KE BOSCH CAN vhdl Bosch can Bosch d_can Bosch APEX20K APEX20KC APEX20KE

    8051 16bit addition, subtraction

    Abstract: verilog code for alu and register and ram and int 80C51 APEX20K APEX20KC APEX20KE DP8051 DP8051CPU DP8051XP FLEX10KE
    Text: DP8051 Pipelined High Performance 8-bit Microcontroller ver 4.03 OVERVIEW DP8051 is an ultra high performance, speed optimized soft core of a single-chip 8bit embedded controller dedicated for operation with fast typically on-chip and slow (offchip) memories. The core has been designed


    Original     		PDF DP8051 DP8051 DP8051: 8051 16bit addition, subtraction verilog code for alu and register and ram and int 80C51 APEX20K APEX20KC APEX20KE DP8051CPU DP8051XP FLEX10KE

    ALU vhdl code

    Abstract: verilog code for serial multiplier 80C51 APEX20K APEX20KC APEX20KE DP80390 DP80390CPU DP8051 FLEX10KE
    Text: DP80390 Pipelined High Performance 8-bit Microcontroller ver 4.02 OVERVIEW DP80390 is an ultra high performance, speed optimized soft core of a single-chip 8bit embedded controller dedicated for operation with fast typically on-chip and slow (offchip) memories. It supports up to 8 MB of linear code and 16 MB of linear data spaces. The


    Original     		PDF DP80390 DP80390 DP80390: ALU vhdl code verilog code for serial multiplier 80C51 APEX20K APEX20KC APEX20KE DP80390CPU DP8051 FLEX10KE

    vhdl code for phase shift

    Abstract: verilog code for 8 bit shift register vhdl code for spi vhdl code for 8 bit shift register vhdl spi interface DSPIS vhdl code for spi controller implementation on vhdl code for clock phase shift APEX20K APEX20KC
    Text: DSPIS Serial Peripheral Interface –Slave ver 1.01 OVERVIEW The DSPIS is a fully configurable SPI ma slave device, designated to operate with passive devices like memories, LCD drivers etc. The DSPIS allows user to configure polarity and phase of serial clock signal SCK.


    Original     		PDF

    ieee floating point vhdl

    Abstract: floating point verilog ieee floating point verilog APEX20K APEX20KC APEX20KE FLEX10KE IEEE-754
    Text: DINT2FP Integer to Floating Point Pipelined Converter ver 2.32 OVERVIEW The DINT2FP is the pipelined integer to floating point converter. The input and output numbers format is according to IEEE-754 standard. DINT2FP supports double word integers 4 Bytes and single precision real


    Original     		PDF IEEE-754 IEEE-754 FLEX10KE APEX20K APEX20KE APEX20KC ieee floating point vhdl floating point verilog ieee floating point verilog APEX20K APEX20KC APEX20KE FLEX10KE

    DFPIC165X

    Abstract: vhdl code for usart APEX20K APEX20KC APEX20KE DFPIC1655X DRPIC1655X FLEX10KE PIC16C554 PIC16C558
    Text: DFPIC1655X High Performance Configurable 8-bit RISC Microcontroller ver 2.02 OVERVIEW The DFPIC1655X is a low-cost, high performance, 8-bit, fully static soft IP Core, dedicated for operation with fast memory typically on-chip . The core has been designed


    Original     		PDF DFPIC1655X DFPIC1655X PIC16C554 PIC16C558. DFPIC165X vhdl code for usart APEX20K APEX20KC APEX20KE DRPIC1655X FLEX10KE PIC16C558

    8259 interrupt controller vhdl code

    Abstract: interrupt controller verilog code 8086 interrupts application 8259 cascade 8259 vhdl interrupt vhdl support chips of 8086 8086 vhdl 8259 pin diagram D8254
    Text: D8259 Programmable Interrupt Controller ver 1.04 OVERVIEW The D8259 is a soft Core of Programmable Interrupt Controller. It is fully compatible with the 82C59A device. The D8259 Core manages up to 8-vectored priority interrupts for processor. Programming it to cascade


    Original     		PDF D8259 D8259 82C59A MCS-80/85 8259 interrupt controller vhdl code interrupt controller verilog code 8086 interrupts application 8259 cascade 8259 vhdl interrupt vhdl support chips of 8086 8086 vhdl 8259 pin diagram D8254

    vhdl code of floating point adder

    Abstract: verilog code for floating point adder vhdl code of pipelined adder ieee 754 vhdl code of floating point adder vhdl code for floating point adder verilog code for floating point unit ieee floating point vhdl IEEE754 digital clock vhdl code IEEE-754
    Text: DFPADD Floating Point Pipelined Adder Unit ver 2.50 OVERVIEW The DFPADD uses the pipelined mathematics algorithm to compute sum of two arguments. The input numbers format is according to IEEE-754 standard. DFPADD supports single precision real number. Add operation


    Original     		PDF IEEE-754 IEEE754 vhdl code of floating point adder verilog code for floating point adder vhdl code of pipelined adder ieee 754 vhdl code of floating point adder vhdl code for floating point adder verilog code for floating point unit ieee floating point vhdl digital clock vhdl code

    APEX20K

    Abstract: APEX20KC APEX20KE FLEX10KE verilog code for floating point unit vhdl code of floating point unit digital clock vhdl code IEEE-754 digital clock verilog code
    Text: DFPSQRT Floating Point Pipelined Square Root Unit ver 2.90 OVERVIEW The DFPSQRT uses the pipelined mathematics algorithm to compute square root function. The input number format is according to IEEE-754 standard. DFPSQRT supports single precision real numbers. SQRT


    Original     		PDF IEEE-754 APEX20K APEX20KC APEX20KE FLEX10KE verilog code for floating point unit vhdl code of floating point unit digital clock vhdl code digital clock verilog code

    vhdl source code for i2c memory read and write

    Abstract: VHDL code of lcd display I2C CODE OF READ IN VHDL vhdl code for lcd display verilog code for shift register verilog code for i2c communication fpga DI2CM vhdl code for i2c Slave verilog code lcd verilog code for i2c
    Text: DI2CSB I2C Bus Interface Slave - Base version ver 1.15 OVERVIEW I2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data transmission over a short distance between many devices. The DI2CSB provides an interface between a passive target device


    Original     		PDF

    EP1K30TC144-3

    Abstract: EP1K30TC144-3 ACEX EP1K50QC208-3 EP1K30QC208-3 EP1K10TI144-2 EP1K50TC144-3 EP1K10TC100 EP1K10FC256-3 ep1k100fc256-3 EP1K100QC208-2
    Text: Devices Page 1 of 4 Altera Homepage Altera Quicklinks GO Here are the results of your search. Click on the device name to view the data sheet. SRAM PLDs Mercury APEX 20K FLEX 10K ACEX 1K FLEX 6000 Device Package Pins EP1K10 FineLine BGA 256 Embedded Processors


    Original     		PDF EPC16, EP1K10 EP1K100 EP1K10FC256-3 EP1K10FC256-2 EP1K10FI256t EP1K30TC144-3 EP1K30TC144-3 ACEX EP1K50QC208-3 EP1K30QC208-3 EP1K10TI144-2 EP1K50TC144-3 EP1K10TC100 ep1k100fc256-3 EP1K100QC208-2

    LED Sign Board Diagram

    Abstract: led sign board circuit diagram SD178A VHDL code of lcd display vhdl code SD178 led sign diagram sign board LED DISPLAY CIRCUIT diagram EP2C20F484C7 Altera DE1 Board Using Cyclone II FPGA Circuit
    Text: Smart Bus Station Sign Third Prize Smart Bus Station Sign Institution: Oriental Institute of Technology Participants: Jian Jinrong, Zhan Yilin, Lin Taida Instructor: Xiao Ruxuan Design Introduction In modern society, buses are a popular, necessary public vehicle. However, there are some problems and


    Original     		PDF SD178A LED Sign Board Diagram led sign board circuit diagram VHDL code of lcd display vhdl code SD178 led sign diagram sign board LED DISPLAY CIRCUIT diagram EP2C20F484C7 Altera DE1 Board Using Cyclone II FPGA Circuit

    hyperlynx

    Abstract: IBIS Models APEX II Devices 20KC2
    Text: Simulating Altera Devices with IBIS Models January 2003, ver. 1.0 Introduction Application Note 283 High-performance systems that involve complex clock trees or high-data rates tightly constrain design parameters, creating a significant challenge for board designers. Also, because of the short design time and high cost,


    Original     		PDF

    768E

    Abstract: cookbook hyperlynx 12866 8943e
    Text: Simulating Altera Devices with IBIS Models November 2003, ver. 1.1 Introduction Application Note 283 High-performance systems that involve complex clock trees or high-data rates tightly constrain design parameters, creating a significant challenge for board designers. Also, because of the short design time and high cost,


    Original     		PDF

    verilog code for digital modulation

    Abstract: 68HC11 APEX20KC APEX20KE DF6811 DF6811CPU FLEX10KE IEEE754 M68HC11 68HC11 EVENT COUNTER PROGRAM
    Text: DF6811CPU 8-bit FAST Microcontrollers Family ver 2.17 OVERVIEW Document contains brief description of DF6811CPU core functionality. The DF6811CPU is a advanced 8-bit MCU IP Core with highly sophisticated, on chip peripheral capabilities. DF6811CPU soft core is binarycompatible with the industry standard 68HC11


    Original     		PDF DF6811CPU DF6811CPU 68HC11 DF6811CPU: verilog code for digital modulation 68HC11 APEX20KC APEX20KE DF6811 FLEX10KE IEEE754 M68HC11 68HC11 EVENT COUNTER PROGRAM

    verilog code of 16 bit comparator

    Abstract: 68HC05 APEX20KC APEX20KE DF6805 FLEX10KE IEEE754 vhdl code for alu low power verilog code for serial multiplier verilog code 16 bit processor
    Text: DF6805 8-bit FAST Microcontrollers Family ver 1.04 OVERVIEW Document contains brief description of DF6805 core functionality. The DF6805 is a advanced 8-bit MCU IP Core with highly sophisticated, on chip peripheral capabilities. DF6805 soft core is binary-compatible with the


    Original     		PDF DF6805 DF6805 68HC05 DF6805: verilog code of 16 bit comparator APEX20KC APEX20KE FLEX10KE IEEE754 vhdl code for alu low power verilog code for serial multiplier verilog code 16 bit processor

    8 BIT ALU design with vhdl code

    Abstract: watchdog vhdl DFPIC165X vhdl code 16 bit processor vhdl code for usart DRPIC1655X FLEX10KE vhdl code for motor speed control PIC16C558 PIC16C55X
    Text: DRPIC1655X High Performance Configurable 8-bit RISC Microcontroller ver 2.15 OVERVIEW The DRPIC1655X is a low-cost, high performance, 8-bit, fully static soft IP Core, dedicated for operation with fast typically onchip dual ported memory. The core has been


    Original     		PDF DRPIC1655X DRPIC1655X PIC16C554 PIC16C558. 8 BIT ALU design with vhdl code watchdog vhdl DFPIC165X vhdl code 16 bit processor vhdl code for usart FLEX10KE vhdl code for motor speed control PIC16C558 PIC16C55X

    design IP Uarts using verilog HDL

    Abstract: uart vhdl code fpga verilog hdl code for parity generator verilog code for 8 bit fifo register D16754 asynchronous fifo design in verilog APEX20KC uart 16750 baud rate D16550 D16750
    Text: D16750 Configurable UART with FIFO ver 2.08 OVERVIEW The D16750 is a soft Core of a Universal Asynchronous Receiver/Transmitter UART functionally identical to the TL16C750. The D16750 allows serial transmission in two modes: UART mode and FIFO mode. In FIFO


    Original     		PDF D16750 D16750 TL16C750. design IP Uarts using verilog HDL uart vhdl code fpga verilog hdl code for parity generator verilog code for 8 bit fifo register D16754 asynchronous fifo design in verilog APEX20KC uart 16750 baud rate D16550

    verilog hdl code for parity generator

    Abstract: vhdl code for asynchronous fifo test bench verilog code for uart 16550 verilog code for baud rate generator verilog code for UART baud rate generator vhdl code for Digital DLL APEX20KC APEX20KE D16450 D16550
    Text: D16550 Configurable UART with FIFO ver 2.08 OVERVIEW The D16550 is a soft Core of a Universal Asynchronous Receiver/Transmitter UART functionally identical to the TL16C550A. The D16550 allows serial transmission in two modes: UART mode and FIFO mode. In FIFO


    Original     		PDF D16550 D16550 TL16C550A. verilog hdl code for parity generator vhdl code for asynchronous fifo test bench verilog code for uart 16550 verilog code for baud rate generator verilog code for UART baud rate generator vhdl code for Digital DLL APEX20KC APEX20KE D16450

    ieee floating point alu in vhdl

    Abstract: verilog code for single precision floating point multiplication ieee single precision floating point alu in vhdl verilog code for 32-bit alu with test bench 8051 16bit addition, subtraction verilog code for floating point multiplication verilog code of sine rom verilog code for floating point division vhdl code for phase frequency detector for FPGA DP8051XP
    Text: DP80390XP Pipelined High Performance 8-bit Microcontroller ver 4.05 OVERVIEW DP80390XP is an ultra high performance, speed optimized soft core of a singlechip 8-bit embedded controller dedicated for operation with fast typically on-chip and slow (off-chip) memories. It supports up to 8 MB of


    Original     		PDF DP80390XP DP80390XP DP80390XP: ieee floating point alu in vhdl verilog code for single precision floating point multiplication ieee single precision floating point alu in vhdl verilog code for 32-bit alu with test bench 8051 16bit addition, subtraction verilog code for floating point multiplication verilog code of sine rom verilog code for floating point division vhdl code for phase frequency detector for FPGA DP8051XP

    verilog code 16 bit processor

    Abstract: uart vhdl code fpga verilog hdl code for parity generator verilog code for ring counter D16450 verilog code for 8 bit shift register APEX20K APEX20KE D16550 FLEX10KE
    Text: D16450 Configurable UART ver 2.07 OVERVIEW The D16450 is a soft Core of a Universal Asynchronous Receiver/Transmitter UART functionally identical to the TL16C450. D16450 performs serial-to-parallel conversion on data characters received from a peripheral


    Original     		PDF D16450 D16450 TL16C450. verilog code 16 bit processor uart vhdl code fpga verilog hdl code for parity generator verilog code for ring counter verilog code for 8 bit shift register APEX20K APEX20KE D16550 FLEX10KE