ACCM
Abstract: bd4911 BD4911FM HSOP-M28 transistor B 1184 transistor BU 184 ACCM 5 pin BD491 ta8512
Text: TECHNICAL NOTE System Power Supply LSIs for use in automotive Electronics Multifunction System Power Supply IC with Watchdog Timer ESD Resistance Now available BD4911FM zDescription The BD4911FM multiple-output system power supply features microcontroller output and is capable of operating at super-low
|
Original
|
PDF
|
BD4911FM
BD4911FM
ACCM
bd4911
HSOP-M28
transistor B 1184
transistor BU 184
ACCM 5 pin
BD491
ta8512
|
NS1000 n
Abstract: S-7600A
Text: S-7600A TCP/IP NETWORK PROTOCOL STACK LSI Functional Specification S-7600A TCP/IP Network Protocol LSI Seiko Instruments GmbH Tel +49-6102-297 0 Fax +49-6102-297 320 Siemensstr. 9b, 63263 Neu Isenburg Germany Seiko Instruments Inc. Revision 1.1 TCP/IP Network Protocol Stack LSI
|
Original
|
PDF
|
S-7600A
S-7600A
NS1000 n
|
NS1000 n
Abstract: S7600A S-7600
Text: S-7600A TCP/IP NETWORK PROTOCOL STACK LSI Preliminary - Revision 0.11 Functional Specification Preliminary S-7600A TCP/IP Network Protocol LSI Components Marketing Dept. Marketing Section 2 Tel +81-43-211-1028 Fax +81-43-211-8035 8,Nakase 1-chome, Mihama-ku
|
Original
|
PDF
|
S-7600A
S-7600A
NS1000 n
S7600A
S-7600
|
MP transistor
Abstract: pcm robbed bit slots symbols ADSP-2183 C3493
Text: a FEATURES High Density Implements Six Modem Channels in One Package 304-Ball PBGA with a 1.45 Square Inch 961 sq. mm. Footprint ISDN B-Channel HDLC DATA Modulations CCITT V.90 (30 kbps–56 kbps) K56Flex (30 kbps–56 kbps) ITU-T V.34: 33600 Bits/s–2400 Bits/s
|
Original
|
PDF
|
304-Ball
K56FlexTM
32bis:
22bis:
42bis
27ter/V
MP transistor
pcm robbed bit slots symbols
ADSP-2183
C3493
|
ADSP-2183
Abstract: C3469 telco monitor pcm modem control power delay line ms-31
Text: a Internet Gateway Processor Software ADSP-21mod870-110 FEATURES ISDN B-Channel HDLC DATA Modulations CCITT V.90 30k–56k K56Flex (30k–56k) ITU-T V.34: 33600 Bits/s–2400 Bits/s CCITT V.32bis: 14400 Bits/s–7200 Bits/s CCITT V.32: 9600 Bits/s, 4800 Bits/s
|
Original
|
PDF
|
ADSP-21mod870-110
K56FlexTM
32bis:
22bis:
42bis
27ter/V
ST-100)
C3469
ADSP-2183
telco monitor
pcm modem control power
delay line ms-31
|
rockwell modem parts
Abstract: modem 56k sram pcm robbed bit slots symbols ADSP-2183 C3493 sram v110 accm
Text: a FEATURES High Density Implements Six Modem Channels in One Package 304-Ball PBGA with a 1.45 Square Inch 961 sq. mm. Footprint ISDN B-Channel HDLC DATA Modulations CCITT V.90 (30 kbps–56 kbps) K56Flex (30 kbps–56 kbps) ITU-T V.34: 33600 Bits/s–2400 Bits/s
|
Original
|
PDF
|
304-Ball
K56FlexTM
32bis:
22bis:
42bis
27ter/V
rockwell modem parts
modem 56k sram
pcm robbed bit slots symbols
ADSP-2183
C3493
sram v110
accm
|
RFC1662
Abstract: CRC-16 and CRC-32 CRC-CCITT 0xFFFF crc 16 verilog CRC-32 CRC-16 PLSM-PP622 PP622 crc verilog code 16 bit CRC-16 and verilog
Text: MegaCore PPP Packet Processor 622 Mbps MegaCore Function PP622 December 14, 2000 User Guide Version 1.00 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-IPPP622-01 PPP Packet Processor 622 Mbps MegaCore Function (PP622) User Guide
|
Original
|
PDF
|
PP622
-UG-IPPP622-01
PP622)
PP622
PLSM-PP622.
RFC1662
CRC-16 and CRC-32
CRC-CCITT 0xFFFF
crc 16 verilog
CRC-32
CRC-16
PLSM-PP622
crc verilog code 16 bit
CRC-16 and verilog
|
RFC1662
Abstract: vhdl code CRC32 CRC-16 and CRC-32 vhdl code 16 bit processor CRC-16 CRC-32 PP155 crc verilog code 16 bit RFC-1662 CRC-CCITT 0xFFFF
Text: MegaCore PPP Packet Processor 155 Mbps MegaCore Function PP155 December 13, 2000 User Guide Version 1.00 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-IPPP155-1.0 PPP Packet Processor 155 Mbps MegaCore Function (PP155) User Guide
|
Original
|
PDF
|
PP155
-UG-IPPP155-1
PP155)
PP155
PLSM-PP155.
RFC1662
vhdl code CRC32
CRC-16 and CRC-32
vhdl code 16 bit processor
CRC-16
CRC-32
crc verilog code 16 bit
RFC-1662
CRC-CCITT 0xFFFF
|
MUNICH256 - PEB 20256
Abstract: 20256 ram munich256 hdlc PEF 20256 DD25 MUNICH256 NC20 NC22 NC24 PEF 20256 E
Text: Data Sheet, DS2, April 2001 MUNICH256 Multichannel Network Interface Controller for HDLC/PPP PEB 20256 E Version 2.1 Datacom N e v e r s t o p t h i n k i n g . Edition 04.2001 Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany
|
Original
|
PDF
|
MUNICH256
D-81541
MUNICH256 - PEB 20256
20256 ram
munich256 hdlc
PEF 20256
DD25
MUNICH256
NC20
NC22
NC24
PEF 20256 E
|
MAX1683
Abstract: MAX1683EUK-T 593D MAX1682 MAX1682EUK-T
Text: 19-1305; Rev 1; 8/98 Switched-Capacitor Voltage Doublers _Features ♦ 5-Pin SOT23 Package ♦ +2.0V to +5.5V Input Voltage Range ♦ 98% Voltage-Conversion Efficiency ♦ 110µA Quiescent Current MAX1682 ♦ Requires Only Two Capacitors
|
Original
|
PDF
|
MAX1682)
MAX1682C/D
MAX1682EUK-T
MAX1683C/D
MAX1683EUK-T
OT23-5
MAX1682/MAX1683
MAX1683
593D
MAX1682
|
PEF 20256 E
Abstract: munich256 hdlc PEF 20256 AC11 AC12 AD10 AD11 AF10 MUNICH256 LRD 6110
Text: ICs for Communications Multichannel Network Interface Controller for HDLC/PPP with 256 Channels MUNICH256 PEB 20256 E Version 2.1 PEF 20256 E Version 2.1 Preliminary Data Sheet 08.99 DS1 • PEB 20256 E PEF 20256 E Revision History: Current Version: 08.99
|
Original
|
PDF
|
MUNICH256
PEF 20256 E
munich256 hdlc
PEF 20256
AC11
AC12
AD10
AD11
AF10
MUNICH256
LRD 6110
|
motorola hc11f1 pinout
Abstract: hc11F1 motorola hc11f1 datasheet pinout FFC08 motorola hc11 schematic programmer HC11K4 motorola hc11f1 hc11e9 74hc00 oscillator circuit 68HC16Y1
Text: Order this document by AN461/D Motorola Semiconductor Application Note AN461 An Introduction to the HC16 for HC11 Users By Ross Mitchell MCU Applications Group Motorola Ltd., East Kilbride, Scotland Introduction — Basic Design Philosophy of the M68HC16 The M68HC16 HC16 is a highly modular device family based on the
|
Original
|
PDF
|
AN461/D
AN461
M68HC16
CPU16
16-bit
M68HC11
68HC11
motorola hc11f1 pinout
hc11F1
motorola hc11f1 datasheet pinout
FFC08
motorola hc11 schematic programmer
HC11K4
motorola hc11f1
hc11e9
74hc00 oscillator circuit
68HC16Y1
|
Untitled
Abstract: No abstract text available
Text: 13 10 12 PIN FINISH: REFLOWED MATTE TIN: 0.00152/.000060 MIN OVER 0.00127/.000050 MIN NICKEL. NO. OF DIM. A MIN TIN: OVER MIN NICKEL. GOLD LOC G N/A GOLD LOC G TIN LOC T OVERALL TIN LOC T 3.43/.135 PART NO. ENG. NO. PART NO. ENG. NO. DIM. B PIN FINISH: SELECT GOLD:
|
OCR Scan
|
PDF
|
AE-7395-2BG
AE-7395-3BG
AE-7395-4B
AE-7395-4
AE-7395-5B
AE-7395-5BG
AE-7395-6B
AE-7395-6BG
SD-7395-001
|
a77e
Abstract: No abstract text available
Text: CL-CD2430/CD2431 Advanced Multi-Protocol Communications Controller 4. PROTOCOL PROCESSING 4.1 H D LC P rocessing 4.1.1 FCS Frame Check Sequence The FCS is a 16-bit standard computation as used in HDLC, and defined in ISO 3309. This FCS algo rithm is the same used with the synchronous HDLC
|
OCR Scan
|
PDF
|
CL-CD2430/CD2431
16-bit
CL-CD2430/CD2431.
CL-CD2430
CL-CD2430ICD2431
a77e
|
|
|
Untitled
Abstract: No abstract text available
Text: ANALOG DEVICES Preliminary Technical Data Multi-Port Internet Gateway Processor ADSP-21mod970-100 FEATURES • • • • • • • • • • • • • ISDN B -Channel HDLC Data modulations: CCITT V.90 30k-56k K56Flex (30k-56k) ITU-T V.34: 33600 bits/s-2400 bits/s
|
OCR Scan
|
PDF
|
ADSP-21mod970-100
30k-56k)
K56Flex
bits/s-2400
32bis:
bits/s-7200
22bis:
42bis
27lcr/V
|
a77e
Abstract: No abstract text available
Text: CL-CD2231 Intelligent L A N and W A N Communications Controller 4. PROTOCOL PROCESSING 4.1 H D LC P rocessin g 4.1.1 Frame Check Sequence The FCS is a 16-bit standard computation used in HDLC, and defined in ISO 3309. This FCS algorithm is the same that is used with the synchronous HDLC
|
OCR Scan
|
PDF
|
CL-CD2231
16-bit
CL-CD2231.
CL-CD2231
a77e
|
Untitled
Abstract: No abstract text available
Text: CL-CD2431 'CIRRUS LOGIC 4. Advanced M ulti-Protocol Communications Controller PROTOCOL PROCESSING 4.1 H D LC P rocessing 4.1.1 FCS Frame Check Sequence The FCS is a 16-bit standard computation used in HDLC, and defined in ISO 3309. This FCS algorithm is the same that Is used with the synchronous HDLC
|
OCR Scan
|
PDF
|
CL-CD2431
16-bit
CL-CD2431.
CL-CD2431
|
accm
Abstract: No abstract text available
Text: CL-CD2481 Programmable Communications Controller 11T CIRRUS LOGIC 5. PROTOCOL PROCESSING The protocols supported by the device depend on the microcode image downloaded at boot time. This section describes all protocols included in the standard microcode image from Cirrus Logic.
|
OCR Scan
|
PDF
|
CL-CD2481
CL-CD2481.
CL-CD2481
accm
|
mp37
Abstract: 1544KBPS
Text: ANALOG DEVICES Preliminary Technical Data Multi-Port Internet Gateway Processor ADSP-21mod970-100 FEATURES • • • • • • ISDN B-Channel HDLC Data modulations: CCITT V.90 30k-56k K56Flex (30k-56k) ITU-T V.34: 33600 bits/s-2400 bits/s CCITT V.32bis: 14400 bits/s-7200 bits/s
|
OCR Scan
|
PDF
|
30k-56k)
K56Flex
bits/s-2400
32bis:
bits/s-7200
22bis:
42bis
27ter/V
ADSP-21mod970-100
mp37
1544KBPS
|
Untitled
Abstract: No abstract text available
Text: ANALOG DEVICES FEATURES High Density Im plem ents Six M odem Channels in One Package 304-Ball PBGA w ith a 1.45 Square Inch 961 sq. mm. Footprint ISDN B-Channel HDLC DATA M odulations CCITT V .90 (30 kbps-56 kbps) K56Flex (30 kbps-56 kbps) ITU -T V.34: 33600 B its/s-2400 Bits/s
|
OCR Scan
|
PDF
|
304-Ball
kbps-56
K56Flexâ
its/s-2400
32bis:
its/s-7200
22bis:
42bis
|
BPL TV circuit for vertical ic
Abstract: La7642 BPL TV vertical ic no
Text: Ordering number : EN5635 Monolithic Linear 1C LA7688 ÍSAÑYO: Single-Chip CTV Signal-Processing Circuit for PAL and NTSC Formats Overview The LA7688 integrates VIF, SIF, video, chrominance, and deflection processing circuits for PAL/NTSC format TV sets on a single chip and is provided in a 52-pin shrink
|
OCR Scan
|
PDF
|
EN5635
LA7688
LA7688
52-pin
LC89950
LA7642
BPL TV circuit for vertical ic
BPL TV vertical ic no
|
074C ST MICRO
Abstract: st 074c AIM-65 st 072c 074c 07D4 MCS-48 07E8 aim 65 074c ST
Text: ANALOG ► DEVICES AN-319 APPLICATION NOTE ONE TECHNOLOGY WAY • P.O. BOX 9106 • NORWOOD, MASSACHUSETTS 02062-9106 • 617/329-4700 Simple Interface Between D/A Converter and Microcomputer Leads to Programmable Sine-Wave Oscillator by John Wynne This application note outlines a very sim ple interface be
|
OCR Scan
|
PDF
|
AN-319
AD7542,
12-bit
MCS-48
1024Hz
1025Hz
074C ST MICRO
st 074c
AIM-65
st 072c
074c
07D4
07E8
aim 65
074c ST
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI ICs VCR M52057FP VHS SYSTEM VCR CHROMA SIGNAL PROCESSOR DESCRIPTION The M 52057FP is a sem iconductor integrated circuit w ith PIN CONFIGURATION (TOP VIEW) all the recording and playback chrom a signal processing functions for V H S system VC Rs.
|
OCR Scan
|
PDF
|
M52057FP
M52057FP
320fH
|
ECG circuit diagram
Abstract: chroma section function block diagram of ECG PHILIPS color tv Circuit Diagram cd 3301 ECG715 ECG714 T-77 ecg block diagram chroma chip
Text: bb S312a 00032=10 h E C G 7 1 5 CHROMA PROCESSING SYSTEM PHILIPS E C G INC 17E T - 7 -7- 9 7 - Ü 0 Ì A CCM £ 2 C H K O tU W t Q C O M P LE TE C O LO R T V CHRO M A I F AMP 10 MHz BAN DW IDTH A U T O M A T IC C O LO R C O N T R O L A C C ) A M P L IF IE R
|
OCR Scan
|
PDF
|
bbS312Ã
Q003STÃ
ECG715
CG715
ECG circuit diagram
chroma section function
block diagram of ECG
PHILIPS color tv Circuit Diagram
cd 3301
ECG715
ECG714
T-77
ecg block diagram
chroma chip
|
