A/HC SRD4 Search Results
A/HC SRD4 Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
74AC11086D |
|
Quadruple 2-Input Exclusive-OR Gates 16-SOIC -40 to 85 | |||
74AC11244DW |
|
Octal Buffers/Drivers 24-SOIC -40 to 85 | |||
74AC11245DW |
|
Octal Bus Transceivers 24-SOIC -40 to 85 | |||
74AC16244DGGR |
|
16-Bit Buffers And Line Drivers With 3-State Outputs 48-TSSOP -40 to 85 | |||
74ACT11000DR |
|
Quadruple 2-Input Positive-NAND Gates 16-SOIC -40 to 85 |
A/HC SRD4 Datasheets Context Search
Catalog Datasheet | MFG & Type | Document Tags | |
---|---|---|---|
O2-A2
Abstract: CLA60000 16-LINE TO 4-LINE PRIORITY ENCODERS DRF4T101 4 bit binary multiplier Gray to BCD converter CLA5000 J K flip-flop CLA64 design octal counter using j-k flipflop
|
Original |
CLA60000 70MHz. O2-A2 16-LINE TO 4-LINE PRIORITY ENCODERS DRF4T101 4 bit binary multiplier Gray to BCD converter CLA5000 J K flip-flop CLA64 design octal counter using j-k flipflop | |
24 volt dc to 110 volt ac inverter schematic
Abstract: O2-A2 CLA62 MVA500
|
Original |
CLA60000 70MHz. 24 volt dc to 110 volt ac inverter schematic O2-A2 CLA62 MVA500 | |
CLA60000
Abstract: zarlink cla5000 CLA5000 16-LINE TO 4-LINE PRIORITY ENCODERS 4 bit binary multiplier CLA5000 Series Zarlink gate array RAD32D MVA50
|
Original |
CLA60000 70MHz. zarlink cla5000 CLA5000 16-LINE TO 4-LINE PRIORITY ENCODERS 4 bit binary multiplier CLA5000 Series Zarlink gate array RAD32D MVA50 | |
full subtractor circuit using decoder
Abstract: full subtractor circuit using nor gates tdb 158 dp VHDL program 4-bit adder 8 bit carry select adder verilog codes full subtractor circuit using nand gate full adder circuit using nor gates full subtractor circuit using nand gates full subtractor circuit nand gates 0-99 counter by using 4 dual jk flip flop
|
Original |
CLA70000 DS2462 full subtractor circuit using decoder full subtractor circuit using nor gates tdb 158 dp VHDL program 4-bit adder 8 bit carry select adder verilog codes full subtractor circuit using nand gate full adder circuit using nor gates full subtractor circuit using nand gates full subtractor circuit nand gates 0-99 counter by using 4 dual jk flip flop | |
full adder circuit using nor gates
Abstract: full subtractor circuit using nand gate full subtractor circuit using nor gates full subtractor circuit using decoder 8 bit carry select adder verilog codes half adder 74 full subtractor circuit nand gates 8 bit subtractor 3 bit carry select adder verilog codes full subtractor circuit using nand gates
|
Original |
CLA70000 DS2462 full adder circuit using nor gates full subtractor circuit using nand gate full subtractor circuit using nor gates full subtractor circuit using decoder 8 bit carry select adder verilog codes half adder 74 full subtractor circuit nand gates 8 bit subtractor 3 bit carry select adder verilog codes full subtractor circuit using nand gates | |
8 bit carry select adder verilog codes
Abstract: full subtractor circuit using decoder 3 bit carry select adder verilog codes tdb 158 dp gec plessey semiconductor full subtractor circuit using nor gates full adder circuit using nor gates mc2870 VHDL program 4-bit adder 8 bit subtractor
|
Original |
CLA70000 8 bit carry select adder verilog codes full subtractor circuit using decoder 3 bit carry select adder verilog codes tdb 158 dp gec plessey semiconductor full subtractor circuit using nor gates full adder circuit using nor gates mc2870 VHDL program 4-bit adder 8 bit subtractor | |
full subtractor circuit nand gates
Abstract: 8 bit carry select adder verilog codes PLESSEY CLA low power and area efficient carry select adder v 32 bit barrel shifter vhdl advantages of master slave jk flip flop half adder 74 full subtractor circuit using nand gate 0-99 counter by using 4 dual jk flip flop 3 bit carry select adder verilog codes
|
Original |
CLA70000 full subtractor circuit nand gates 8 bit carry select adder verilog codes PLESSEY CLA low power and area efficient carry select adder v 32 bit barrel shifter vhdl advantages of master slave jk flip flop half adder 74 full subtractor circuit using nand gate 0-99 counter by using 4 dual jk flip flop 3 bit carry select adder verilog codes | |
low power and area efficient carry select adder v
Abstract: IMPLEMENTATION of 4-BIT LEFT SHIFT BARREL SHIFTER 16 bit carry select adder 32 bit carry select adder 8 bit carry select adder full subtractor implementation using NOR gate 32 bit ripple carry adder carry select adder full subtractor circuit using nor gates BCD adder use rom
|
Original |
MVA60000 MVA60000 DS5499 CLA60000 low power and area efficient carry select adder v IMPLEMENTATION of 4-BIT LEFT SHIFT BARREL SHIFTER 16 bit carry select adder 32 bit carry select adder 8 bit carry select adder full subtractor implementation using NOR gate 32 bit ripple carry adder carry select adder full subtractor circuit using nor gates BCD adder use rom | |
10B5
Abstract: 93CS46
|
Original |
PCI9060/68040 PCI9060 32-bit PCI9060, 100ns 200ns 300ns 10B5 93CS46 | |
68040* part numbering
Abstract: 93CS46 SR96 L16 eeprom Motorola 68040 Pal programming 10B5
|
Original |
PCI9060/68040 PCI9060 32-bit PCI9060, 100ns 200ns 300ns 68040* part numbering 93CS46 SR96 L16 eeprom Motorola 68040 Pal programming 10B5 | |
bcm 4330
Abstract: telemecanique contactor catalogue A5 GNC mosfet philips ecg master replacement guide Elektronikon II keltron electrolytic capacitors PART NO SELEMA DRIVER MOTOR AC 12v dc EIM Basic MK3 lenze 8600 Atlas copco rc universal 60 min
|
Original |
||
Untitled
Abstract: No abstract text available
|
OCR Scan |
CLA60000 70MHz | |
GP144
Abstract: No abstract text available
|
OCR Scan |
CLA70000 GP144 | |
full subtractor circuit using decoder and nand ga
Abstract: PLESSEY CLA LC28 full adder 2 bit ic GP144
|
OCR Scan |
CLA70000 full subtractor circuit using decoder and nand ga PLESSEY CLA LC28 full adder 2 bit ic GP144 | |
|