Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TRCV0110G Search Results

    TRCV0110G Datasheets (6)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    TRCV0110G Agere Systems 10 Gbits/s Limiting Amplifier Clock Recovery, 1:16 Data Demultiplexer Original PDF
    TRCV0110G2 Agere Systems SPLD, Limiting Amplifier Clock Recovery, 1:16 Data Demultiplexer Original PDF
    TRCV0110G2-DB Agere Systems Amplifier, 10Gbit/s Limiting Amplifier Clock Recovery, 1:16 Data Demultiplexer Original PDF
    TRCV0110G-3-XE Agere Systems Communications, 10Gbit/s Limiting Amplifier Clock Recovery, 1:16 Data Demultiplexer Original PDF
    TRCV0110G-3-XE-DB Agere Systems SPLD, Limiting Amplifier Clock Recovery, 1:16 Data Demultiplexer Original PDF
    TRCV0110G-DB Agere Systems Amplifier, 10Gbit/s Limiting Amplifier Clock Recovery, 1:16 Data Demultiplexer Original PDF

    TRCV0110G Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    10Gb CDR

    Abstract: D14p N4 Amplifier 1 into 12 demultiplexer circuit diagram pin diagram 14 demultiplexer GR-253 TRCV0110G APD-SBSC-101
    Text: Data Sheet March 28, 2002 TRCV0110G 10 Gbits/s Limiting Amplifier Clock Recovery, 1:16 Data Demultiplexer Features • ■ ■ Integrated limiting amplifier with 8 mV sensitivity at 1 x 10–10 bit error rate BER Integrated clock recovery and 1:16 data demultiplexer (deMUX)


    Original     		PDF TRCV0110G OC-192/STM-64 177-ball s-712-4106) DS02-061HSPL DS01-235HSPL) 10Gb CDR D14p N4 Amplifier 1 into 12 demultiplexer circuit diagram pin diagram 14 demultiplexer GR-253 APD-SBSC-101

    GR-253

    Abstract: TRCV0110G TRCV0110G-3-XE APD-SBSC-101
    Text: Data Sheet June 7, 2002 TRCV0110G 10 Gbits/s Limiting Amplifier Clock Recovery, 1:16 Data Demultiplexer Features • ■ ■ Integrated limiting amplifier with 7.5 mV sensitivity at 1e-10 bit error rate BER Integrated clock recovery and 1:16 data demultiplexer (deMUX)


    Original     		PDF TRCV0110G 1e-10 OC-192/STM-64 177-Ball DS02-247HSPL DS02-061HSPL) GR-253 TRCV0110G-3-XE APD-SBSC-101

    GR-253

    Abstract: TRCV0110G TRCV0110G2 agere 300-pin APDS
    Text: Data Sheet June 17, 2002 TRCV0110G2 10 Gbits/s Limiting Amplifier Clock Recovery, 1:16 Data Demultiplexer Features • Integrated limiting amplifier with 10 mV sensitivity at 1e-10 bit error rate BER ■ Integrated clock recovery and 1:16 data demultiplexer (deMUX)


    Original     		PDF TRCV0110G2 1e-10 OC-192/STM-64 177-Ball DS02-279HSPL GR-253 TRCV0110G agere 300-pin APDS

    digital clock recovery VCO

    Abstract: GR-1377-CORE
    Text: Product Brief August 2000 TRCV0110G 10 Gbits/s Clock Recovery, 1:16 Data Demultiplexer Features • Fully-integrated clock recovery, 1:16 data demultiplexer ■ Supports the standard OC-192/STM-64 data rate of 9.9532 GHz as well as the FEC rate of 10.6642 GHz


    Original     		PDF TRCV0110G OC-192/STM-64 GR-1377 OIF99 PB00-080HSPL digital clock recovery VCO GR-1377-CORE

    lucent m12 timing receiver

    Abstract: No abstract text available
    Text: Advance Data Sheet August 2000 TRCV0110G 10 Gbits/s Clock Recovery, 1:16 Data Demultiplexer Features • Fully-integrated clock recovery, 1:16 data demultiplexer ■ Supports the standard OC-192/STM-64 data rate of 9.9532 GHz as well as the FEC rate of 10.6642 GHz


    Original     		PDF TRCV0110G OC-192/STM-64 DS00-345HSPL lucent m12 timing receiver

    4-bit GTL to LVTTL transceiver

    Abstract: digital clock using gates ORLI10G TRCV0110G TTRN0110G write operation using ram in fpga
    Text: Product Brief February 2001 ORCA ORLI10G 10 Gbits/s Line Interface FPSC Introduction Lucent Technologies Microelectronics Group has developed a new ORCA Series 4 based FPSC, which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4 reconfigurable


    Original     		PDF ORLI10G ORLI10G 16-bit PB01-048NCIP PB01-021NCIP) 4-bit GTL to LVTTL transceiver digital clock using gates TRCV0110G TTRN0110G write operation using ram in fpga

    BL Super p5 sanyo denki

    Abstract: l37a ap13.6 diode BL SUPER P5 Sanyo Denki encoder ORLI10G STM-16 TRCV0110G TTRN0110G TTRN0126
    Text: Data Sheet April, 2002 ORCA ORLI10G Quad 2.5 Gbits/s, 10 Gbits/s Line Interface FPSC Introduction Lattice has developed a new ORCA Series 4-based FPSC which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4 reconfigurable embedded system-on-chip SoC


    Original     		PDF ORLI10G OIF-SFI4-01 16-bit ORLI10G ORLI10G3BM680-DB ORLI10G2BM680-DB ORLI10G1BM680-DB BL Super p5 sanyo denki l37a ap13.6 diode BL SUPER P5 Sanyo Denki encoder STM-16 TRCV0110G TTRN0110G TTRN0126

    l11D

    Abstract: Sanyo Denki encoder transistor BC 667 ORLI10G TRCV0110G TTRN0110G
    Text: Preliminary Data Sheet July 2001 ORCA ORLI10G Field-Programmable System Chip 10 Gbits/s Transmit and Receive Line Interface Introduction Agere Systems Inc has developed a new ORCA Series 4 based FPSC, which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series


    Original     		PDF ORLI10G 16-bit DS01-269NCIP DS01-229NCIP) l11D Sanyo Denki encoder transistor BC 667 TRCV0110G TTRN0110G

    ORLI10G

    Abstract: STM-16 TRCV0110G TTRN0110G TTRN0126 STM-16 chips
    Text: Data Sheet January 15, 2002 ORCA ORLI10G Quad 2.5 Gbits/s, 10 Gbits/s, and ORLI12G 12.5 Gbits/s Line Interface FPSC Introduction Lattice has developed a new ORCA Series 4-based FPSC which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4


    Original     		PDF ORLI10G ORLI12G OIF-SFI4-01 16-bit DS02-050NCIP DS01-277NCIP) STM-16 TRCV0110G TTRN0110G TTRN0126 STM-16 chips

    design a 4-bit arithmetic logic unit using xilinx

    Abstract: OC192 ORLI10G TRCV0110G TTRN0110G 4-bit GTL to LVTTL transceiver
    Text: Preliminary Product Brief November 2000 ORCA ORLI10G 10 Gbits/s Line Interface FPSC Introduction Lucent Technologies Microelectronics Group has developed a new ORCA Series 4 based FPSC which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4 reconfigurable


    Original     		PDF ORLI10G ORLI10G 16-bit PB01-021NCIP design a 4-bit arithmetic logic unit using xilinx OC192 TRCV0110G TTRN0110G 4-bit GTL to LVTTL transceiver

    l24ca

    Abstract: 25LVD
    Text: Preliminary Data Sheet March 2001 ORCA ORLI10G Field-Programmable System Chip 10 Gbits/s Transmit and Receive Line Interface Introduction Agere Systems Inc has developed a new ORCA Series 4 based FPSC, which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series


    Original     		PDF ORLI10G 16-bit DS01-176NCIP DS01-073NCIP) l24ca 25LVD

    BL Super p5 sanyo denki

    Abstract: BL SUPER P5 PLC Communication cables pin diagram Sanyo Denki Sanyo Denki encoder ap13.6 diode DIODE MOTOROLA B34 l31c sanyo denki stepping tunnel diode General Electric ma 1.5 pfd
    Text: Data Sheet October 2001 ORCA ORLI10G Quad 2.5 Gbits/s 10 Gbits/s, and 12.5 Gbits/s Line Interface FPSC Introduction Agere Systems Inc. has developed a new ORCA Series 4 based FPSC which combines a high-speed line interface with a flexible FPGA logic core. Built on


    Original     		PDF ORLI10G OIF-SFI4-01 16-bit DS01-277NCIP DS01-269NCIP) BL Super p5 sanyo denki BL SUPER P5 PLC Communication cables pin diagram Sanyo Denki Sanyo Denki encoder ap13.6 diode DIODE MOTOROLA B34 l31c sanyo denki stepping tunnel diode General Electric ma 1.5 pfd

    Sanyo Denki encoder

    Abstract: ORLI10G TRCV0110G TTRN0110G STM-16 chips 25LVD L30A
    Text: Preliminary Data Sheet March 2001 ORCA ORLI10G Field-Programmable System Chip 10 Gbits/s Transmit and Receive Line Interface Introduction Agere Systems Inc has developed a new ORCA Series 4 based FPSC, which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series


    Original     		PDF ORLI10G 16-bit DS01-073NCIP DS00-406FPGA) Sanyo Denki encoder TRCV0110G TTRN0110G STM-16 chips 25LVD L30A