Untitled
Abstract: No abstract text available
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCES131D – MARCH 1998 – REVISED MAY 2000 D D D D D D D EPIC Enhanced-Performance Implanted CMOS Process Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131D
MIL-STD-883,
|
SN54LV126A
Abstract: SN74LV126A LV126A
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCES131C – MARCH 1998 – REVISED JULY 1998 D D D D D EPIC Enhanced-Performance Implanted CMOS Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131C
MIL-STD-883,
SN54LV126A
SN74LVcustomer
SN54LV126A
SN74LV126A
LV126A
|
Untitled
Abstract: No abstract text available
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3ĆSTATE OUTPUTS SCES131H − MARCH 1998 − REVISED APRIL 2005 SN54LV126A . . . J OR W PACKAGE SN74LV126A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131H
SN54LV126A
|
Untitled
Abstract: No abstract text available
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3ĆSTATE OUTPUTS SCES131H − MARCH 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131H
SN54LV126A
SN74LV126A
LV126A
|
A115-A
Abstract: C101 SN54LV126A SN74LV126A 74LV126a
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3ĆSTATE OUTPUTS SCES131H − MARCH 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131H
000-V
A114-A)
A115-A)
SN54LV126A
A115-A
C101
SN54LV126A
SN74LV126A
74LV126a
|
Untitled
Abstract: No abstract text available
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3ĆSTATE OUTPUTS SCES131H − MARCH 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131H
SN54LV126A
SN74LV126A
LV126A
|
Untitled
Abstract: No abstract text available
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3ĆSTATE OUTPUTS SCES131H − MARCH 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131H
SN54LV126A
SN74LV126A
LV126A
|
Untitled
Abstract: No abstract text available
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3ĆSTATE OUTPUTS SCES131H − MARCH 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131H
SN54LV126A
SN74LV126A
LV126A
|
SN54LV126A
Abstract: SN74LV126A SN74LV126AD SN74LV126ADBR SN74LV126ADR SN74LV126ANSR SN74LV126APW SN74LV126APWR SN74LV126APWT
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCES131F – MARCH 1998 – REVISED JULY 2003 D D D D SN54LV126A . . . J OR W PACKAGE SN74LV126A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW 2-V to 5.5-V VCC Operation Max tpd of 6.5 ns at 5 V
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131F
SN54LV126A
000-V
A114-A)
A115-A)
SN54LV126A
SN74LV126A
SN74LV126AD
SN74LV126ADBR
SN74LV126ADR
SN74LV126ANSR
SN74LV126APW
SN74LV126APWR
SN74LV126APWT
|
Untitled
Abstract: No abstract text available
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3ĆSTATE OUTPUTS SCES131H − MARCH 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131H
SN54LV126A
SN74LV126A
LV126A
|
Untitled
Abstract: No abstract text available
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3ĆSTATE OUTPUTS SCES131H − MARCH 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131H
SN54LV126A
SN74LV126A
LV126A
|
Untitled
Abstract: No abstract text available
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCES131C – MARCH 1998 – REVISED JULY 1998 D EPIC Enhanced-Performance Implanted D D D D CMOS Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131C
MIL-STD-883,
SN54LV126A
SN74LV126A
|
Untitled
Abstract: No abstract text available
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3ĆSTATE OUTPUTS SCES131H − MARCH 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131H
SN54LV126A
SN74LV126A
LV126A
|
A115-A
Abstract: C101 SN54LV126A SN74LV126A LV126
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3ĆSTATE OUTPUTS SCES131H − MARCH 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131H
000-V
A114-A)
A115-A)
SN54LV126A
A115-A
C101
SN54LV126A
SN74LV126A
LV126
|
|
Untitled
Abstract: No abstract text available
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3ĆSTATE OUTPUTS SCES131H − MARCH 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131H
SN54LV126A
SN74LV126A
LV126A
|
LV126A
Abstract: A115-A C101 SN54LV126A SN74LV126A 74LV126A
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCES131E – MARCH 1998 – REVISED JANUARY 2001 D D D D SN54LV126A . . . J OR W PACKAGE SN74LV126A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW 2-V to 5.5-V VCC Operation Typical VOLP (Output Ground Bounce)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131E
SN54LV126A
000-V
A114-A)
A115-A)
LV126A
A115-A
C101
SN54LV126A
SN74LV126A
74LV126A
|
A115-A
Abstract: C101 SN54LV126A SN74LV126A
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3ĆSTATE OUTPUTS SCES131H − MARCH 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131H
000-V
A114-A)
A115-A)
SN54LV126A
A115-A
C101
SN54LV126A
SN74LV126A
|
Untitled
Abstract: No abstract text available
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3ĆSTATE OUTPUTS SCES131H − MARCH 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131H
000-V
A114-A)
A115-A)
SN54LV126A
|
A115-A
Abstract: C101 SN54LV126A SN74LV126A
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCES131E – MARCH 1998 – REVISED JANUARY 2001 D D D D SN54LV126A . . . J OR W PACKAGE SN74LV126A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW 2-V to 5.5-V VCC Operation Typical VOLP (Output Ground Bounce)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131E
SN54LV126A
000-V
A114-A)
A115-A)
A115-A
C101
SN54LV126A
SN74LV126A
|
SN54LV126A
Abstract: SN74LV126A A115-A C101
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3ĆSTATE OUTPUTS SCES131H − MARCH 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131H
000-V
A114-A)
A115-A)
SN54LV126A
SN54LV126A
SN74LV126A
A115-A
C101
|
Untitled
Abstract: No abstract text available
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCES131E – MARCH 1998 – REVISED JANUARY 2001 D D D D SN54LV126A . . . J OR W PACKAGE SN74LV126A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW 2-V to 5.5-V VCC Operation Typical VOLP (Output Ground Bounce)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131E
000-V
A114-A)
A115-A)
SN54LV126A
SN74LV126A
|
A115-A
Abstract: C101 SN54LV126A SN74LV126A
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3ĆSTATE OUTPUTS SCES131G − MARCH 1998 − REVISED DECEMBER 2004 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131G
000-V
A114-A)
A115-A)
SN54LV126A
A115-A
C101
SN54LV126A
SN74LV126A
|
Untitled
Abstract: No abstract text available
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3ĆSTATE OUTPUTS SCES131H − MARCH 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
PDF
|
SN54LV126A,
SN74LV126A
SCES131H
SN54LV126A
SN74LV126A
LV126A
|
Untitled
Abstract: No abstract text available
Text: SN54LV126A, SN74LV126A QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS S C E S 13 1 C - MARCH 1998 - R EVISED JULY 1998 SN54LV126A . . . J OR W PACKAGE SN74LV126A . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW EPIC (Enhanced-Performance Implanted CMOS) Process
|
OCR Scan
|
PDF
|
SN54LV126A,
SN74LV126A
MIL-STD-883,
SN54LV126A
SN74LV126A
|