Untitled
Abstract: No abstract text available
Text: 74SSTUB32866A w w w .t i.c om SCAS837A – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
74SSTUB32866A
SCAS837A
25-BIT
14-Bit
|
Untitled
Abstract: No abstract text available
Text: 74SSTUB32866A www.ti.com SCAS837A – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
74SSTUB32866A
SCAS837A
25-BIT
14-Bit
74SSTUB32866A
|
Untitled
Abstract: No abstract text available
Text: 74SSTUB32866A www.ti.com SCAS837A – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
74SSTUB32866A
SCAS837A
25-BIT
14-Bit
74SSTUB32866A
|
74SSTUB32866A
Abstract: 74SSTUB32866AZKER D8-D13 Q11A Q13A
Text: 74SSTUB32866A www.ti.com SCAS837A – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
74SSTUB32866A
SCAS837A
25-BIT
14-Bit
74SSTUB32866A
74SSTUB32866AZKER
D8-D13
Q11A
Q13A
|
Untitled
Abstract: No abstract text available
Text: 74SSTUB32866A www.ti.com SCAS837A – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
74SSTUB32866A
SCAS837A
25-BIT
14-Bit
74SSTUB32866A
|
74SSTUB32866A
Abstract: 74SSTUB32866AZKER D8-D13 Q11A Q13A SB866A
Text: 74SSTUB32866A www.ti.com SCAS837A – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
74SSTUB32866A
SCAS837A
25-BIT
14-Bit
74SSTUB32866A
74SSTUB32866AZKER
D8-D13
Q11A
Q13A
SB866A
|
Untitled
Abstract: No abstract text available
Text: 74SSTUB32866A www.ti.com SCAS837A – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
74SSTUB32866A
SCAS837A
25-BIT
14-Bit
74SSTUB32866A
|
Untitled
Abstract: No abstract text available
Text: 74SSTUB32866A www.ti.com SCAS837A – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
74SSTUB32866A
SCAS837A
25-BIT
14-Bit
74SSTUB32866A
|
Untitled
Abstract: No abstract text available
Text: 74SSTUB32866A www.ti.com SCAS837A – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
74SSTUB32866A
SCAS837A
25-BIT
14-Bit
74SSTUB32866A
|