Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SCAS590 Search Results

    SCAS590 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590 – DECEMBER 1997 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps Pulse Skew, tsk(p), Less Than 500 ps


    Original
    PDF CDC319 10-LINE SCAS590 1-to-10 MIL-STD-883, 28-Pin scas590 CDC319DBR CDC319IBIS

    CDC319

    Abstract: CDC319DB CDC319DBG4 CDC319DBR CDC319DBRG4 MO-150
    Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590A – DECEMBER 1997 – REVISED OCTOBER 2001 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps


    Original
    PDF CDC319 10-LINE SCAS590A 1-to-10 MIL-STD-883, 28-Pin CDC319 CDC319DB CDC319DBG4 CDC319DBR CDC319DBRG4 MO-150

    CDC319

    Abstract: MO-150
    Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590A – DECEMBER 1997 – REVISED OCTOBER 2001 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps


    Original
    PDF CDC319 10-LINE SCAS590A 1-to-10 MIL-STD-883, 28-Pin CDC319 MO-150

    MO-150

    Abstract: CDC319
    Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590 – DECEMBER 1997 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps Pulse Skew, tsk(p), Less Than 500 ps


    Original
    PDF CDC319 10-LINE SCAS590 1-to-10 MIL-STD-883, 28-Pin MO-150 CDC319

    CDC319

    Abstract: CDC319DB CDC319DBG4 CDC319DBR CDC319DBRG4 MO-150
    Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590A – DECEMBER 1997 – REVISED OCTOBER 2001 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps


    Original
    PDF CDC319 10-LINE SCAS590A 1-to-10 MIL-STD-883, 28-Pin CDC319 CDC319DB CDC319DBG4 CDC319DBR CDC319DBRG4 MO-150

    CDC319

    Abstract: MO-150
    Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590 – DECEMBER 1997 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps Pulse Skew, tsk(p), Less Than 500 ps


    Original
    PDF CDC319 10-LINE SCAS590 1-to-10 MIL-STD-883, 28-Pin CDC319 MO-150

    CDC319

    Abstract: CDC319DB CDC319DBR CDC319DBRG4 MO-150
    Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590A – DECEMBER 1997 – REVISED OCTOBER 2001 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps


    Original
    PDF CDC319 10-LINE SCAS590A 1-to-10 MIL-STD-883, 28-Pin CDC319 CDC319DB CDC319DBR CDC319DBRG4 MO-150

    Untitled

    Abstract: No abstract text available
    Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590A – DECEMBER 1997 – REVISED OCTOBER 2001 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps


    Original
    PDF CDC319 10-LINE SCAS590A 1-to-10 MIL-STD-883, 28-Pin

    Untitled

    Abstract: No abstract text available
    Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590 – DECEMBER 1997 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps Pulse Skew, tsk(p), Less Than 500 ps


    Original
    PDF CDC319 10-LINE SCAS590 1-to-10 MIL-STD-883, 28-Pin scas590 CDC319DBR CDC319IBIS

    Untitled

    Abstract: No abstract text available
    Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590A – DECEMBER 1997 – REVISED OCTOBER 2001 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps


    Original
    PDF CDC319 10-LINE SCAS590A 1-to-10 MIL-STD-883, 28-Pin

    CDC319

    Abstract: MO-150
    Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590A – DECEMBER 1997 – REVISED OCTOBER 2001 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps


    Original
    PDF CDC319 10-LINE SCAS590A 1-to-10 MIL-STD-883, 28-Pin CDC319 MO-150

    CDC319

    Abstract: MO-150
    Text: CDC319 l-LINE TO 10-LINE CLOCK DRIVER WITH |2C CONTROL INTERFACE SCAS590 - DECEMBER 1997 High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tSk(0), Less Than 250 ps Pulse Skew, tSk(P), Less Than 500 ps


    OCR Scan
    PDF CDC319 10-LINE SCAS590 1-to-10 MIL-STD-883, 28-Pin MO-150